View DSP56001A_4498354.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

motorola semiconductor technical data order this doc u ment b y: DSP56001A/d, rev. 1 ?1997 motorola, inc. DSP56001A product preview 24-bit digital signal processor the DSP56001A is an mpu-style general purpose digital signal processor (dsp) composed of an efficient 24-bit dsp core, program and data memories, various peripherals, and support circuitry. the dsp56000 core is fed by on-chip program ram, two independent data rams, and two data roms containing sine, a-law, and m -law tables. the DSP56001A contains a serial communication interface (sci), a synchronous serial interface (ssi), and a parallel host interface (hi). this combination of features, illustrated in figure 1 , makes the DSP56001A a cost-effective, high-performance solution for high-precision general purpose digital signal processing. the DSP56001A is intended as a replacement for the dsp56001. the dsp56002 should be considered for new designs. figure 1 DSP56001A block diagram program memory 512 24 ram 64 24 rom (boot) program control unit 24-bit 56000 dsp core 6 sync. serial (ssi) or i/o 3 serial comm. (sci) or i/o 15 host interface (hi) or i/o 16-bit bus 24-bit bus external address bus switch external data bus switch bus control data alu 24 24 + 56 ? 56-bit mac two 56-bit accumulators 2 irq pab xab yab gdb pdb xdb ydb address 16 data 24 control 7 program address generator program decode controller interrupt control x data memory 256 24 ram 256 24 rom (a-law/ m -law) y data memory 256 24 ram 256 24 rom (sine) clock generator 2 address generation unit internal data bus switch aa0884
ii DSP56001A/d, rev. 1 motorola table of contents section 1 signal/pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 section 2 specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 section 3 packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1 section 4 design considerations (includes notes for dsp56001 to DSP56001A design conversion) . . . . 4-1 section 5 ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1 section a rom table listings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . a-1 for technical assistance: telephone: 1 (800) 521-6274 email: dsphelp@dsp.sps.mot.com internet: http://www.motorola-dsp.com data sheet conventions t his data sheet uses the following conventions: overbar used to indicate a signal that is active when pulled low; for example, the reset pin is active when low asserted means that a high true (active high) signal is high or that a low true (active low) signal is low deasserted means that a high true (active high) signal is low or that a low true (active low) signal is high examples: signal/symbol logic state signal state voltage pin true asserted v il /v ol pin false deasserted v ih /v oh pin true asserted v ih /v oh pin false deasserted v il /v ol note: values for v il , v ol , v ih , and v oh are defined by individual product specifications.
DSP56001A DSP56001A features motorola DSP56001A/d, rev. 1 iii DSP56001A features digital signal processing core ? efficient, object code compatible, 24-bit 56000 family dsp engine ? up to 16.5 million instructions per second (mips)60.6 ns instruction cycle at 33 mhz ? up to 99 million operations per second (mops) at 33 mhz ? executes a 1024-point complex fast fourier transform (fft) in 59,898 clocks ? highly parallel instruction set with unique dsp addressing modes ? two 56-bit accumulators including extension byte ? parallel 24 24-bit multiply-accumulate in 1 instruction cycle (2 clock cycles) ? double precision 48 48-bit multiply with 96-bit result in 6 instruction cycles ? 56-bit addition/subtraction in 1 instruction cycle ? fractional arithmetic with support for multiprecision arithmetic ? hardware support for block-floating point fft ? hardware nested do loops ? zero-overhead fast interrupts (2 instruction cycles) ? four 24-bit internal data buses and three 16-bit internal address buses for maximum information transfer on-chip memory ? on-chip modified harvard architecture permitting simultaneous accesses to program and two data memories ? 512 24-bit on-chip program ram and 64 24-bit bootstrap rom ? two 256 24-bit on-chip data rams ? two 256 24-bit on-chip data roms containing sine, a-law and m -law tables ? external memory expansion with 16-bit address and 24-bit data buses ? bootstrap loading from external data bus or host interface
iv DSP56001A/d, rev. 1 motorola DSP56001A product documentation peripheral and support circuits ? byte-wide host interface (hi) with direct memory access (dma) support ? synchronous serial interface (ssi) to communicate with codecs and synchronous serial devices C 8-, 12-, 16-, and 24-bit word sizes C up to 32 software-selectable time slots in network mode ? serial communication interface (sci) for full-duplex asynchronous communications ? on-chip peripheral registers memory mapped in data memory space ? double-buffered peripherals ? up to twenty-four general purpose i/o (gpio) pins ? two external interrupt request pins miscellaneous features ? power-saving wait and stop modes ? fully static, hcmos design for operating frequencies from 33 mhz down to 4 mhz ? 88-pin ceramic pin grid array (pga) package; 13 13 array ? 132-pin plastic quad flat pack (pqfp) surface-mount package; 24 24 4 mm ? 132-pin ceramic quad flat pack (cqfp) surface-mount package; 22 22 4 mm ? 5 v power supply product documentation the three documents listed in table 1 are required for a complete description of the DSP56001A and are necessary to design properly with the part. documentation is available from one of the following locations (see back cover for detailed information): ? a local motorola distributor ? a motorola semiconductor sales office ? a motorola literature distribution center ? the world wide web (www)
DSP56001A product documentation motorola DSP56001A/d, rev. 1 v related documentation table 2 lists additional documentation relevant to the DSP56001A. table 1 DSP56001A documentation topic description order number dsp56001 users manual detailed description of the 56001 architecture, 24-bit dsp, memory, peripherals, and instruction set dsp56001um/ad DSP56001A data sheet pin and package descriptions, and electrical and timing specifications DSP56001A/d table 2 DSP56001A related documentation document name description order number digital sine-wave synthesis application report; uses the dsp56001 look-up table apr1/d digital stereo 10-band graphic equalizer application report; includes code and circuitry; features the dsp56001 apr2/d fractional and integer arithmetic application report; includes code apr3/d implementation of fast fourier transforms application report; comprehensive fft algorithms and code for dsp56001, dsp56156, and dsp96002 apr4/d implementation of pid controllers application report; pwm using the sci timer and three phase output using modulo addressing apr5/d convolutional encoding and viterbi decoding with a v.32 modem trellis example application report; theory and code; features the dsp56001 apr6/d implementing iir/fir filters application report; comprehensive example using the dsp56001 apr7/d principles of sigma-delta modulation for a-to-d converters application report; features the dsp56adc16; improving resolution with half-band filters apr8/d full-duplex 32-kbit/s ccitt adpcm speech coding application report; features the dsp56001 apr9/d dsp56001 interface techniques and examples application report; interfaces for pseudo static ram, dynamic ram, isa bus, host interface apr11/d
vi DSP56001A/d, rev. 1 motorola DSP56001A product documentation twin codec expansion board for the dsp56000 ads application report; circuit, code, fir filter design for two voice band codecs connecting to the ssi apr12/d conference bridging in the digital telecommunications environment application report; theory and code; features the dsp56001/002 apr14/d implementation of adaptive controllers application report; adaptive control using reference models; generalized predictive control; includes code apr15/d calculating timing requirements of external sram application report; determination of sram speed for optimum performance apr16/d low cost controller for dsp56001 application report; circuit and code to connect two dsp56001s to an mc68008 apr402/d g.722 audio processing application report; theory and code using sb-adpcm apr404/d minimal logic dram interface application report; 1m x 480 ns dram, 1 pal, code apr405/d logarithmic/linear conversion routines application report; m -law and a-law companding routines for pcm mono- circuits ane408/d third party compendium brochures from companies selling hardware and software that supports motorola dsps dsp3rdptypak/d university support program flyer; motorolas program supporting universities in dsp research and education br382/d technical training schedule technical training schedule br348ad/d audio course information audio course information br928/d real time signal processing applications with motorolas dsp56000 family textbook by mohamed el-sharkawy; 398+ pages. (this is a charge item.) prentice-hall, 1990; isbn 0-13- 767138-5 table 2 DSP56001A related documentation (continued) document name description order number
motorola DSP56001A/d, rev. 1 1-1 section 1 signal/pin descriptions introduction DSP56001A signals are organized into twelve functional groups as summarized in table 1-1 . figure 1-1 is a diagram of DSP56001A signals by functional group. table 1-1 signal functional group allocations functional group number of signals detailed description power (v ccx )5 table 1-2 ground (gnd x )7 table 1-3 clock 2 table 1-4 address bus port a 1 16 table 1-5 data bus 24 table 1-6 bus control 7 table 1-7 interrupt and mode control 3 table 1-8 host interface (hi) port port b 2 15 table 1-9 serial communications interface (sci) port port c 3 3 table 1-10 synchronous serial interface (ssi) port 6 table 1-11 note: 1. port a signals define the external memory interface port. 2. port b signals are gpio signals multiplexed on the external pins also used with the hi signals. 3. port c signals are gpio signals multiplexed on the external pins also used by the sci and ssi ports.
1-2 DSP56001A/d, rev. 1 motorola DSP56001A introduction figure 1-1 signals identified by functional group DSP56001A 24 16 external address bus external data bus external bus control synchronous serial interface (ssi) port 2 clock power inputs: clock output internal logic address bus data bus bus control hi ssi/sci a0Ca15 d0Cd23 ps ds x/y br /wt bg /bs rd wr extal xtal v ccck v ccq v cca v ccd v ccc v cch v ccs 4 serial communications interface (sci) port 2 3 2 3 grounds: clock internal logic address bus data bus bus control hi ssi/sci gnd ck gnd q gnd a gnd d gnd c gnd h gnd s 4 5 4 6 2 interrupt/ mode control reset interrupt mode mode moda irqa modb irqb reset host interface (hi) port 1 host port b interface gpio h0Ch7 pb0Cpb7 ha0Cha2 pb8Cpb10 hr/w pb11 hen pb12 hreq pb13 hack pb14 sci port port c gpio rxd pc0 txd pc1 rclk pc2 ssi port port c gpio sc0Csc2 pc3Cpc5 sck pc6 srd pc7 std pc8 8 3 3 note: 1. the host interface port signals are multiplexed with the port b gpio signals (pb0Cpb15). 2. the sci and ssi signals are multiplexed with the port c gpio signals (pc0Cpc8). 3. power and ground lines are indicated for the 144-pin tqfp package. aa0885
DSP56001A power motorola DSP56001A/d, rev. 1 1-3 power ground table 1-2 power connections power names description v ccq (2) internal logic power these lines supply a quiet power source to the oscillator circuits and the mode control and interrupt lines. ensure that the input voltage to this line is well-regulated and uses an extremely low impedance path to tie to the v cc power rail. use a 0.1 m f bypass capacitor located as close as possible to the chip package to connect between the v ccq lines and the gnd q lines. v cca (3) address bus power these lines supply power to the address bus. v ccd (3) data bus power these lines supply power to the data bus. v ccc bus control power this line supplies power to the bus control logic. v cch (2) host interface power these lines supply power to the host interface logic. v ccs serial interface power this line supplies power to the serial interface logic (sci and ssi). table 1-3 ground connections ground names description gnd q (2) internal logic ground these lines supply a quiet ground connection for the oscillator circuits and the mode control and interrupt lines. ensure that this line connects through an extremely low impedance path to ground. use a 0.1 m f bypass capacitor located as close as possible to the chip package to connect between the vccq line and the gndq line. gnd a (2) address bus ground these lines connect system ground to the address bus. gnd d (2) data bus ground these lines connect system ground to the data bus. gnd h (1) host interface ground these lines supply ground connections for the host interface logic.
1-4 DSP56001A/d, rev. 1 motorola DSP56001A clock clock address bus data bus table 1-4 clock signals signal name signal type state during reset signal description extal input input external clock/crystal input this input should be connected to an external crystal or to an external oscillator. xtal output chip- driven crystal output this output connects the internal crystal oscillator output to an external crystal. if an external oscillator is used, xtal should be left unconnected. table 1-5 address bus signals signal names signal type state during reset signal description a0Ca15 output tri- stated address bus these signals specify the address for external program and data memory accesses. if there is no external bus activity, a0Ca15 remain at their previous values to reduce power consumption. a0Ca15 are tri-stated when the bus grant signal is asserted. table 1-6 data bus signals signal names signal type state during reset signal description d0Cd23 input/ output tri- stated data bus these signals provide the bidirectional data bus for external program and data memory accesses. d0Cd23 are tri-stated when the bg or reset signal is asserted.
DSP56001A bus control motorola DSP56001A/d, rev. 1 1-5 bus control table 1-7 bus control signals signal name signal type state during reset signal description ps output tri-stated program memory select ps is asserted low for external program memory access. ps is tri-stated when the bg or reset signal is asserted. ds output tri-stated data memory select ds is asserted low for external data memory access. ds is tri-stated when the bg or reset signal is asserted. x/y output tri-stated x/y external memory selec tthis output is driven low during external y data memory accesses. it is also driven low during external exception vector fetches when operating in the development mode. x/y is tri-stated when the bg or reset signal is asserted. br wt input/ output tri-stated bus request/wait the bus request input br allows another device such as a processor or dma controller to become master of the external data bus d0Cd23 and external address bus a0Ca15. when operating mode register (omr) bit 7 is clear and br is asserted, the DSP56001A will always release the external data bus d0Cd23, address bus a0Ca15, and bus control signals ps , ds , x/y , rd , and wr (i.e. port a), by tri-stating these pins after execution of the current instruction has been completed. if omr bit 7 is set, this pin is an input that allows an external device to force wait states during an external port a operation for as long as wt is asserted. note: to prevent erroneous operation, pull up the br /wt signal when it is not in use. bg bs input/ output tri-stated bus grant/bus selec tif omr bit 7 is clear, this output is asserted to acknowledge an external bus request after port a has been released. if omr bit 7 is set, this signal is bus strobe, and is asserted when the dsp accesses port a. wr output tri-stated write enable wr is asserted during external memory write cycles. wr is tri-stated when the bg or reset signal is asserted. rd output tri-stated read enable rd is asserted during external memory read cycles. rd is tri-stated when the bg or reset signal is asserted.
1-6 DSP56001A/d, rev. 1 motorola DSP56001A interrupt and mode control interrupt and mode control table 1-8 interrupt and mode control signals signal name signal type state during reset signal description moda irqa input input mode select a/external interrupt request a this input has two functions: 1. to select the initial chip operating mode, and 2. after synchronization, to allow an external device to request a dsp interrupt. moda is read and internally latched in the dsp on exit from reset. moda and modb select the initial chip operating mode. after leaving the reset state, the moda signal changes to external interrupt request irqa . the chip operating mode can be changed by software after reset. the irqa input is a synchronized external interrupt request that indicates that an external device is requesting service. it may be programmed to be level-sensitive or negative-edge-triggered. if level-sensitive triggering is selected, an external pull up resistor is required for wired-or operation. if the processor is in the stop state and irqa is asserted, the processor will exit the stop state. modb irqb input input mode select b/external interrupt request b this input has two functions: 1. to select the initial chip operating mode, and 2. after internal synchronization, to allow an external device to request a dsp interrupt. modb is read and internally latched in the dsp on exit from reset. moda and modb select the initial chip operating mode. after leaving the reset state, the modb signal changes to external interrupt request irqb . after reset, the chip operating mode can be changed by software. the irqb input is an external interrupt request that indicates that an external device is requesting service. it may be programmed to be level sensitive or negative-edge- triggered. if level-sensitive triggering is selected, an external pull up resistor is required for wired-or operation. reset input input reset this input is a direct hardware reset on the processor. when reset is asserted low, the dsp is initialized and placed in the reset state. a schmitt trigger input is used for noise immunity. when the reset signal is deasserted, the initial chip operating mode is latched from moda and modb. the internal reset signal is deasserted synchronously with the internal clocks.
DSP56001A interrupt and mode control motorola DSP56001A/d, rev. 1 1-7 caution do not apply 10 volts to any pin of the DSP56001A (including modb)! subjecting any pin of the DSP56001A to voltages in excess of the specified ttl/cmos levels will permanently damage the device.
1-8 DSP56001A/d, rev. 1 motorola DSP56001A host interface (hi) port host interface (hi) port table 1-9 hi signals signal name signal type state during reset signal description h0Ch7 pb0Cpb7 input/ output input or output tri-stated host data bus (h0Ch7) this data bus transfers data between the host processor and the DSP56001A. when configured as a host interface port, the h0Ch7 signals are tri-stated as long as hen is deasserted. the signals are inputs unless hr/w is high and hen is asserted, in which case h0Ch7 become outputs, allowing the host processor to read the DSP56001A data. h0Ch7 become outputs when hack is asserted during hreq assertion. port b gpio 0C7 (pb0Cpb7) these signals are gpio signals (pb0C pb7) when the host interface is not selected. after reset, the default state for these signals is gpio input. ha0Cha2 pb8Cpb10 input input or output tri-stated host address 0 C host address 2 (ha0Cha2) these inputs provide the address selection for each host interface register. port b gpio 8C10 (pb8Cpb10) these signals are gpio signals (pb8C pb10) when the host interface is not selected. after reset, the default state for these signals is gpio input. hr/w pb11 input input or output tri-stated host read/write this input selects the direction of data transfer for each host processor access. if hr/w is high and hen is asserted, h0C h7 are outputs and dsp data is transferred to the host processor. if hr/w is low and hen is asserted, h0Ch7 are inputs and host data is transferred to the dsp. hr/w must be stable when hen is asserted. port b gpio 11 (pb11) this signal is a gpio signal called pb11 when the host interface is not being used. after reset, the default state for this signal is gpio input.
DSP56001A host interface (hi) port motorola DSP56001A/d, rev. 1 1-9 hen pb12 input input or output tri-stated host enable this input enables a data transfer on the host data bus. when hen is asserted and hr/w is high, h0Ch7 become outputs and the host processor may read DSP56001A data. when hen is asserted and hr/w is low, h0Ch7 become inputs. host data is latched in the dsp on the rising edge of hen . normally, a chip select signal derived from host address decoding and an enable strobe are used to generate hen . port b gpio 12 (pb12) this signal is agpio signal called pb12 when the host interface is not being used. after reset, the default state for this signal is gpio input. hreq pb13 open drain output input or output tri-stated host request this signal is used by the host interface to request service from the host processor, dma controller, or a simple external controller. note: hreq should always be pulled high when it is not in use. port b gpio 13 (pb13) this signal is a gpio (not open-drain) signal (pb13) when the host interface is not selected. after reset, the default state for this signal is gpio input. hack pb14 input input or output tri-stated host acknowledge this input has two functions. it provides a host acknowledge handshake signal for dma transfers and it receives a host interrupt acknowledge compatible with mc68000 family processors. note: hack should always be pulled high when it is not in use. port b gpio 14 (pb14) this signal is a gpio signal (pb14) when the host interface is not selected, and may be programmed as a gpio signal when the host interface is selected. after reset, the default state for this signal is gpio input. table 1-9 hi signals (continued) signal name signal type state during reset signal description
1-10 DSP56001A/d, rev. 1 motorola DSP56001A serial communications interface port serial communications interface port table 1-10 serial communications interface (sci) signals signal name signal type state during reset signal description rxd pc0 input input or output tri-stated receive data (rxd) this input receives byte-oriented data and transfers the data to the sci receive shift register. input data can be sampled on either the positive edge or on the negative edge of the receive clock, depending on how the sci control register is programmed. port c gpio 0 (pc0) this signal is a gpio signal called pc0 when the sci rxd function is not being used. after reset, the default state is gpio input. txd pc1 output input or output tri-stated transmit data (txd) this output transmits serial data from the sci transmit shift register. in the default configuration, the data changes on the positive clock edge and is valid on the negative clock edge. the user can reverse this clock polarity by programming the sci control register appropriately. port c gpio 1 (pc1) this signal is a gpio signal called pc1 when the sci txd function is not being used. after reset, the default state is gpio input. sclk pc2 input/ output input or output tri-stated sci clock (sclk) this signal provides an input or output clock from which the transmit/receive baud rate is derived in the asynchronous mode, and from which data is transferred in the synchronous mode. the direction and function of the signal is defined by the rcm bit in the sci clock control register (sccr). port c gpio 2 (pc2) this signal is a gpio signal called pc2 when the sci tclk function is not being used. after reset, the default state is gpio input.
DSP56001A synchronous serial interface port motorola DSP56001A/d, rev. 1 1-11 synchronous serial interface port table 1-11 synchronous serial interface (ssi) signals signal name signal type state during reset signal description sc0 pc3 input or output input or output tri-stated serial clock 0 (sc0) this signals function is determined by whether the sclk is in synchronous or asynchronous mode. ? in synchronous mode, this signal is used as a serial i/o flag. ? in asynchronous mode, this signal receives clock i/o. port c gpio 3 (pc3) this signal is gpio signal pc3 when not configured as sci signal sc0. after reset, the default state is gpio input. sc1 pc4 input or output input or output tri-stated serial clock 1 (sc1) the ssi uses this bidirectional signal to control flag or frame synchronization. this signals function is determined by whether the sclk is in synchronous or asynchronous mode. ? in asynchronous mode, this signal is frame sync i/o. ? for synchronous mode with continuous clock, this signal is a serial i/o flag and operates like the sc0. sc0 and sc1 are independent serial i/o flags, but may be used together for multiple serial device selection. port c gpio 4 (pc4) this signal is gpio signal pc4 when not configured as ssi function sc1. after reset, the default state is gpio input. sc2 pc5 input or output input or output tri-stated serial clock 2 (sc2) the ssi uses this bidirectional signal to control frame synchronization only. as with sc0 and sc1, its function is defined by the ssi operating mode. port c gpio 5 (pc5) this signal is gpio signal pc5 when not configured as ssi function sc1. after reset, the default state is gpio input. sck pc6 input or output input or output tri-stated ssi serial receive clock this bidirectional signal provides the serial bit rate clock for the ssi when only one clock is being used. port c gpio 6 (pc6) this signal is gpio signal pc6 when the ssi function is not being used. after reset, the default state is gpio input.
1-12 DSP56001A/d, rev. 1 motorola DSP56001A synchronous serial interface port srd pc7 input input or output tri-stated ssi receive data this input signal receives serial data and transfers the data to the ssi receive shift register. port c gpio 7 (pc7) this signal is gpio signal pc7 when the ssi srd function is not being used. after reset, the default state is gpio input. std pc8 output input or output tri-stated ssi transmit data (std) this output signal transmits serial data from the ssi transmitter shift register. port c gpio 8 (pc8) this signal is gpio signal pc8 when the ssi std function is not being used. after reset, the default state is gpio input. table 1-11 synchronous serial interface (ssi) signals (continued) signal name signal type state during reset signal description
motorola DSP56001A/d, rev. 1 2-1 section 2 specifications general characteristics the DSP56001A is fabricated in high-density hcmos with ttl compatible inputs and outputs. note: this device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either gnd or v cc ). table 2-1 absolute maximum ratings (gnd = 0 v) rating symbol value unit supply voltage v cc C0.3 to +7.0 v all input voltages v in (gnd C 0.5) to (v cc + 0.5) v current drain per pin excluding v cc and gnd i 10 ma storage temperature t stg C55 to +150 c table 2-2 recommended operating conditions rating symbol value unit supply voltage v cc 4.5 to 5.5 v operating temperature range (see note 1) t a -40 to +105 c table 2-3 thermal characteristics for 88-pin pga package thermal resistance symbol value rating junction to ambient (see note 2) r q ja 27 c/w junction to case (estimated) (see note 3) r q jc 6.5 c/w
2-2 DSP56001A/d, rev. 1 motorola DSP56001A general characteristics table 2-4 thermal characteristics for 132-pin cqfp/pqfp packages thermal resistance symbol value rating junction to ambient r q ja 40 (cqfp) 47 (pqfp) c/w junction to case (estimated) r q jc 7.0 (cqfp) 13.0 (pqfp) c/w note: 1. see discussion under design considerations, heat dissipation, page 4-1. 2. junction-to-ambient thermal resistance is based on measurements on a horizontal single-sided printed circuit board per semi g38-87 in natural convection. semi is semiconductor equipment and materials international, 805 east middlefield road, mountain view, ca 94043, (415) 964-5111. 3. junction-to-case thermal resistance is based on measurements using a cold plate per semi g30-88 with the exception that the cold plate temperature is used for the case temperature.
DSP56001A dc electrical characteristics motorola DSP56001A/d, rev. 1 2-3 dc electrical characteristics table 2-5 dc electrical characteristics characteristics symbol min typ max units supply voltage 27 mhz 33 mhz v cc 4.5 4.75 5.0 5.0 5.5 5.25 v v input high voltage ? extal ? reset ? moda, modb ? all other inputs vihc vihr vihm vih 4.0 2.5 3.5 2.0 v cc v cc v cc v cc v v v v input low voltage ? extal ? moda, modb ? all other inputs v ilc v ilm v il C0.5 C0.5 C0.5 0.6 2.0 0.8 v v v input leakage current extal, reset , moda/irqa , modb/irqb , dr , br /wt i in C1 1 m a tri-state (offCstate) input current (@ 2.4 v/0.4 v) i tsi C10 10 m a output high voltage (i oh = C0.4 ma) v oh 2.4 v output low voltage (i ol = 1.6 ma) hreq i ol = 6.7 ma, txd i ol = 6.7 ma v ol 0.4 v internal supply current at 33 mhz (note 1) ? in wait mode (note 2) ? in stop mode (note 2) i cci i ccw i ccs 80 10 2 115 25 2000 ma ma m a input capacitance (note 3) c in 10 pf note: 1. section 4 design considerations describes how to calculate the external supply current. 2. in order to obtain these results all inputs must be terminated (i.e., not allowed to float). 3. periodically sampled and not 100% tested
2-4 DSP56001A/d, rev. 1 motorola DSP56001A ac electrical characteristics ac electrical characteristics the timing waveforms in the ac electrical characteristics are tested with a v il maximum of 0.5 v and a v ih minimum of 2.4 v for all pins, except extal, reset , moda, and modb. these pins are tested using the input levels set forth in the dc electrical characteristics. ac timing specifications that are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signals transition. DSP56001A output levels are measured with the production test machine v ol and v oh reference levels set at 0.8 v and 2.0 v, respectively. internal clocks for each occurrence of t h , t l , t c or i cyc , substitute with the numbers in table 2-6 . figure 2-1 signal measurement reference table 2-6 internal clocks characteristics symbol expression internal operation frequency f internal clock high period t h et h internal clock low period t l et l internal clock cycle time t c et c instruction cycle time i cyc 2 t c v ih v il fall time input signal note: the midpoint is v il + (v ih C v il )/2. midpoint1 low high pulse width 90% 50% 10% rise time aa0179
DSP56001A external clock (extal pin) motorola DSP56001A/d, rev. 1 2-5 external clock (extal pin) the DSP56001A system clock may be derived from the on-chip crystal oscillator as shown in figure 2-2 , or it may be externally supplied. an externally supplied square wave voltage source should be connected to extal, leaving xtal physically unconnected to the board or socket. the rise and fall times of this external clock should be 4 ns maximum. figure 2-2 crystal oscillator circuits suggested component values r = 680 k w 10% c = 20 pf 20% fundamental frequency crystal oscillator 3rd overtone crystal oscillator suggested component values r1 = 470 k w 10% r2 = 330 w 10% c1 = 0.1 m f 20% c2 = 26 pf 20% c3 = 20 pf 10% l1 = 2.37 m h 10% xtal = 33 mhz, at cut, 20 pf load, 50 w max series resistance note: 1. the suggested crystal source is icm, # 433163 C 4.00 (4 mhz fundamental, 20 pf load) or # 436163 C 30.00 (30 mhz fundamental, 20 pf load) 2. to reduce system cost, a ceramic resonator may be used instead of the crystal. suggested source: murata-erie #cst4.00mgw040 (4 mhz with built-in load capacitors) note: 1. 3 rd overtone crystal 2. the suggested crystal source is icm, # 471163 C 33.00 (33 mhz 3 rd overtone, 20 pf load) 3. r2 limits crystal current 4. reference benjamin parzen, the design of crystal and other harmonic oscillators , john wiley & sons, 1983 xtal extal r c c xtal1 r1 c3 c2 xtal1 1 c3 r2 extal xtal aa0886 l1
2-6 DSP56001A/d, rev. 1 motorola DSP56001A external clock (extal pin) figure 2-3 external clock timing table 2-7 clock operation no characteristics symbol 27 mhz 33 mhz unit min max min max frequency of operation (extal pin) e f 4 27 4 33 mhz 1 clock input high (46.7% C 53.3% duty cycle) et h 17 150 13.5 150 ns 2 clock input low (46.7% C 53.3% duty cycle) et l 17 150 13.5 150 ns 3 clock cycle time et c 37 250 30 250 ns 4 instruction cycle time = i cyc = 2 t c i cyc 74 500 60 500 ns note: external clock input high and external clock input low are reserved at 50% of the input transition. extal v ilc v ihc midpoint note: the midpoint is v ilc + 0.5 (v ihc C v ilc ). et h et l et c 1 2 3 4 aa0360
DSP56001A reset, stop, mode select, and interrupt timing motorola DSP56001A/d, rev. 1 2-7 reset, stop, mode select, and interrupt timing v cc = 5.0 v 10% for 27 mhz; v cc = 5.0 v 5% for 33 mhz t j = -40 to +105 ?c; c l = 50 pf + 1 ttl loads ws = number of wait states programmed into the external bus access using bcr (ws = 0C15) table 2-8 reset, stop, mode select, and interrupt timing (27/33 mhz) num characteristics 27 mhz 33 mhz unit min max min max 9 delay from reset assertion to address high impedance (periodically sampled and not 100% tested) 3831ns 10 minimum stabilization duration ? internal oscillator (see note 1) ? external clock (see note 2) 75000 t c 25 t c 75000 t c 25 t c ns ns 11 delay from asynchronous reset deassertion to first external address output (internal reset deassertion) 8 t c 9 t c + 31 8 t c 9 t c + 25 ns 12 synchronous reset setup time from reset deassertion to first ckout transition 15 t c - 8 13 t c - 7 ns 13 synchronous reset delay time from the first ckout transition to the first external address output 8 t c + 5 8 t c + 23 8 t c + 5 8 t c + 19 ns 14 mode select setup time 77 62 ns 15 mode select hold time 00ns 16 minimum edge-triggered interrupt request assertion width 1716ns 16a minimum edge-triggered interrupt request deassertion width 1010ns
2-8 DSP56001A/d, rev. 1 motorola DSP56001A reset, stop, mode select, and interrupt timing 17 delay from irqa , irqb assertion to external memory access address out valid ? caused by first interrupt instruction fetch ? caused by first interrupt instruction execution 5 t c + t h 9 t c + t h 5 t c + t h 9 t c + t h ns ns 18 delay from irqa , irqb assertion to general purpose transfer output valid caused by first interrupt instruction execution 11 t c + t h 11 t c + t h ns 19 delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level- sensitive fast interrupts (see note 3) 2 t c + t l + (t c ws) C 34 2 t c + t l + (t c ws) C 27 ns 20 delay from rd assertion to interrupt request deassertion for level-sensitive fast interrupts (see note 3) 2 t c + (t c ws) C 31 2 t c + (t c ws) C 25 ns 21 delay from wr assertion to interrupt request deassertion for level-sensitive fast interrupts (see note 3) ? ws = 0 ? ws > 0 2 t c C 31 t c + t l + (t c ws) C 31 2 t c C 25 t c + t l + (t c ws) C 25 ns ns table 2-8 reset, stop, mode select, and interrupt timing (27/33 mhz) (continued) num characteristics 27 mhz 33 mhz unit min max min max
DSP56001A reset, stop, mode select, and interrupt timing motorola DSP56001A/d, rev. 1 2-9 22 delay from general-purpose output valid to interrupt request deassertion for level- sensitive fast interrupts (see note 3) if second interrupt instruction is: ? single cycle ? two cycles t l C 46 2 t c + t l C 46 t l C 37 2 t c + t l C 37 ns ns 23 synchronous interrupt setup time from irqa , irqb assertion to the second ckout transition 19 t c - 816t c - 6 ns 24 synchronous interrupt delay time from the second ckout transition to the first external address output valid caused by the first instruction fetch after coming out of wait state 13 t c + t h + 6 13 t c + t h + 23 13 t c + t h + 5 13 t c + t h + 19 ns 25 duration for irqa assertion to recover from stop state 1916ns 26 delay from irqa assertion to fetch of first interrupt instruction (when exiting stop) (see note 1) ? internal crystal oscillator clock, omr bit 6 = 0 ? stable external clock, omr bit 6 = 1 65548 t c 20 t c 65548 t c 20 t c ns ns 27 duration of level-sensitive irqa assertion to ensure interrupt service (when exiting stop) (see note 1) ? internal crystal oscillator clock, omr bit 6 = 0 ? stable external clock, omr bit 6 = 1 65534 t c + t l 6 t c + t l 65534 t c + t l 6 t c + t l ns ns table 2-8 reset, stop, mode select, and interrupt timing (27/33 mhz) (continued) num characteristics 27 mhz 33 mhz unit min max min max
2-10 DSP56001A/d, rev. 1 motorola DSP56001A reset, stop, mode select, and interrupt timing 28 delay from level-sensitive irqa assertion to fetch of first interrupt instruction (when exiting stop) (see note 1) ? internal crystal oscillator clock, omr bit 6 = 0 ? stable external clock, omr bit 6 = 1 65548 t c 20 t c 65548 t c 20 t c ns ns note: 1. a clock stabilization delay is required when using the on-chip crystal oscillator in two cases: ? after power-on reset, and ? when recovering from stop mode. during this stabilization period, t c , t h, and t l will not be constant. since this stabilization period varies, a delay of 75,000 t c is typically allowed to assure that the oscillator is stable before executing programs. while it is possible to set omr bit 6 = 1 when using the internal crystal oscillator, it is not recommended and these specifications do not guaraantee timings for that case. 2. circuit stabilization delay is required during reset when using an external clock in two cases: ? after power-on reset, and ? when recovering from stop mode. 3. when using fast interrupts and irqa and irqb are defined as level-sensitive, then timings 19 through 22 apply to prevent multiple interrupt service. to avoid these timing restrictions, the deasserted edge-triggered mode is recommended when using fast interrupt. long interrupts are recommended when using level-sensitive mode. table 2-8 reset, stop, mode select, and interrupt timing (27/33 mhz) (continued) num characteristics 27 mhz 33 mhz unit min max min max
DSP56001A reset, stop, mode select, and interrupt timing motorola DSP56001A/d, rev. 1 2-11 figure 2-4 reset timing figure 2-5 synchronous reset timing figure 2-6 operating mode select timing v ihr first fetch 10 11 9 reset a0Ca15 aa0356 12 extal reset a0Ca15, ds , ps , x/y 13 aa0887 v ihm v ilm v ih v il v ihr 14 reset moda, modb irqa , irqb 15 aa0888
2-12 DSP56001A/d, rev. 1 motorola DSP56001A reset, stop, mode select, and interrupt timing figure 2-7 external level-sensitive fast interrupt timing figure 2-8 external interrupt timing (negative edge-triggered) first interrupt instruction execution/fetch a) first interrupt instruction execution b) general purpose i/o a0Ca15 rd wr irqa, irqb general purpose i/o irqa, irqb 20 21 19 17 18 22 aa0889 16 16a irqa , irqb irqa , irqb aa0890
DSP56001A reset, stop, mode select, and interrupt timing motorola DSP56001A/d, rev. 1 2-13 figure 2-9 synchronous interrupt from wait state timing figure 2-10 recovery from stop state using irqa figure 2-11 recovery from stop state using irqa interrupt service t0, t2 t1, t3 23 24 ckout irqa , irqb aa0891 a0Ca15, ds , ps , x/y first instruction fetch irqa aa0363 26 25 a0Ca15, ds , ps , x/y irqa a0Ca15, ds , ps , x/y first irqa interrupt instruction fetch aa0364 27 28
2-14 DSP56001A/d, rev. 1 motorola DSP56001A host i/o (hi) timing host i/o (hi) timing v cc = 5.0 v 10% for 27 mhz; 5.0 v 5% for 33 mhz; t j =-40 to 105 ?c; c l = 50 pf + 1 ttl loads note: active low lines should be pulled up in a manner consistent with the ac and dc specifications. table 2-9 host i/o timing (27/33 mhz) num characteristics 27 mhz 33 mhz unit min max min max 30 host synchronization delay (see note 1) t l t c + t l t l t c + t l ns 31 hen /hack assertion width (see note 2) ? cvr, icr, isr, rxl read ? ivr, rxh/m read ? write t c + 46 39 19 t c + 37 31 16 ns ns ns 32 hen /hack deassertion width (see note 2) ? between two txl writes (see note 3) ? between two cvr, icr, isr, rxl reads (see note 4) 19 2 t c + 46 2 t c + 46 16 2 t c + 37 2 t c + 37 ns ns ns 33 host data input setup time before hen /hack deassertion 44ns 34 host data input hold time after hen /hack deassertion 44ns 35 hen /hack assertion to output data active from high impedance 00ns 36 hen /hack assertion to output data valid 3931ns 37 hen /hack deassertion to output data high impedance (see note 6) 2722ns 38 output data hold time after hen /hack deassertion (see note 7) 44ns
DSP56001A host i/o (hi) timing motorola DSP56001A/d, rev. 1 2-15 39 hr/w low setup time before hen assertion 00ns 40 hr/w low hold time after hen deassertion 44ns 41 hr/w high setup time to hen assertion 00ns 42 hr/w high hold time after hen /hack deassertion 44ns 43 ha0-ha2 setup time before hen assertion 00ns 44 ha0-ha2 hold time after hen deassertion 44ns 45 dma hack assertion to hreq deassertion (see note 5) 4 46 4 46 ns 46 dma hack deassertion to hreq assertion (see notes 5, 6) ? for dma rxl read ? for dma txl write ? all other cases t hsdl + t c + t h + 4 t hsdl + t c + 4 4 t hsdl + t c + t h + 4 t hsdl + t c + 4 4 ns ns ns 47 delay from hen deassertion to hreq assertion for rxl read (see notes 5, 6) t hsdl + t c + t h + 4 t hsdl + t c + t h + 4 ns 48 delay from hen deassertion to hreq assertion for txl write (see notes 5, 6) t hsdl + t c + 4 t hsdl + t c + 4 ns 49 delay from hen assertion to hreq deassertion for rxl read, txl write (see notes 5, 6) 4 70 4 65 ns note: 1. host synchronization delay (t hsdl ) is the time period required for the dsp56001 to sample any external asynchronous input signal, determine whether it is high or low, and synchronize it to the dsp56001 internal clock. 2. see host port considerations in the section on design considerations . 3. this timing must be adhered to only if two consecutive writes to the txl are executed without polling txde or hreq . 4. this timing must be adhered to only if two consecutive reads from one of these registers are executed without polling the corresponding status bits or hreq. 5. hreq is pulled up by a 1 k w resistor. 6. specifications are periodically sampled and not 100% tested. 7. may decrease to 0 ns for future versions. table 2-9 host i/o timing (continued)(27/33 mhz) (continued) num characteristics 27 mhz 33 mhz unit min max min max
2-16 DSP56001A/d, rev. 1 motorola DSP56001A host i/o (hi) timing figure 2-12 host interrupt vector register (ivr) read figure 2-13 host read cycle (non-dma mode) data valid hreq (output) hack (input) hr/w (input) h0Ch7 (output) aa0223 31 32 42 41 35 36 38 37 address valid data valid data valid data valid rxh read address valid address valid rxm read rxl read hreq (output) hen (input) ha2Cha0 (input) hr/w (input) h0Ch7 (output) aa0224 49 47 44 32 31 43 42 41 36 35 37 38
DSP56001A host i/o (hi) timing motorola DSP56001A/d, rev. 1 2-17 figure 2-14 host write cycle (non-dma mode) figure 2-15 host dma read cycle figure 2-16 host dma write cycle address valid data valid data valid data valid txh write address valid address valid txm write txl write hreq (output) hen (input) ha2Cha0 (input) hr/w (input) h0Ch7 (input) aa0225 49 48 32 44 31 43 39 40 34 33 rxh read rxm read rxl read hreq (output) hen (input) data valid data valid data valid h0Ch7 (output) aa0230 46 46 46 32 45 31 35 36 38 37 txh write txm write txl write hreq (output) hen (input) h0Ch7 (input) data valid data valid data valid aa0231 45 31 33 34 46 46 46 32
2-18 DSP56001A/d, rev. 1 motorola DSP56001A serial communication interface (sci) timing serial communication interface (sci) timing v cc = 5.0 v 10% for 27 mhz; 5.0 v 5% for 33 mhz; t j =-40 to 105 ?c; c l = 50 pf + 1 ttl loads t scc = synchronous clock cycle time (for internal clock, t scc is determined by the sci clock control register and t c. ) the minimum t scc value is 8 t c . table 2-10 sci synchronous mode timing (27/33 mhz) num characteristics 27 mhz 33 mhz unit min max min max 55 synchronous clock cycle t scc 8 t c 8 t c ns 56 clock low period 4 t c C 15 4 t c C 13 ns 57 clock high period 4 t c C 15 4 t c C 13 ns 58 < intentionally blank > 59 output data setup to clock falling edge (internal clock) 2 t c + t l C 39 2 t c + t l C 31 ns 60 output data hold after clock rising edge (internal clock) 2 t c C t l C 11 2 t c C t l C 9 ns 61 input data setup time before clock rising edge (internal clock) 2 t c + t l + 35 2 t c + t l + 28 ns 62 input data not valid before clock rising edge (internal clock) 2 t c + t l C 8 2 t c + t l C 6 ns 63 clock falling edge to output data valid (external clock) 4839ns 64 output data hold after clock rising edge (external clock) t c + 9 t c + 8 ns 65 input data setup time before clock rising edge (external clock) 2319ns 66 input data hold time after clock rising edge (external clock) 3125ns
DSP56001A serial communication interface (sci) timing motorola DSP56001A/d, rev. 1 2-19 table 2-11 sci asynchronous mode timing 1x clock num characteristics 27 mhz 33 mhz unit min max min max 67 asynchronous clock cycle t acc 64 t c 64 t c ns 68 clock low period 32 t c C 15 32 t c C 13 ns 69 clock high period 32 t c C 15 32 t c C 13 ns 70 < intentionally blank > 71 output data setup to clock rising edge (internal clock) 32 t c C 77 32 t c C 61 ns 72 output data hold after clock rising edge (internal clock) 32 t c C 77 32 t c C 61 ns
2-20 DSP56001A/d, rev. 1 motorola DSP56001A serial communication interface (sci) timing figure 2-17 sci synchronous mode timing figure 2-18 sci asynchronous mode timing a) internal clock data valid data valid b) external clock data valid sclk (output) txd rxd sclk (input) txd rxd data valid 55 57 60 56 59 61 62 55 57 56 63 65 66 64 aa0892 1x sclk (output) txd data valid 69 67 68 71 72 note: in the wired-or mode, txd can be pulled up by 1 k w. aa0893
DSP56001A synchronous serial interface (ssi) timing motorola DSP56001A/d, rev. 1 2-21 synchronous serial interface (ssi) timing v cc = 5.0 v 10% for 27 mhz; v cc = 5.0 v 5% for 33 mhz; t j = C40 to 105? c; c l = 50 pf + 2 ttl loads t ssicc = ssi clock cycle time txc (sck pin) = transmit clock rxc (sc0 or sck pin) = receive clock fst (sc2 pin) = transmit frame sync fsr (sc1 or sc2 pin) = receive frame sync i ck = internal clock x ck = external clock g ck = gated clock i ck a = internal clock, asynchronous mode (asynchronous implies that std and srd are two different clocks) i ck s = internal clock, synchronous mode (synchronous implies that std and srd are the same clock) bl = bit length wl = word length table 2-12 ssi timing num characteristics 27 mhz 33 mhz case unit min max min max 80 clock cyclet ssicc (see note 1) 4 t c 4 t c ns 81 clock high period 4 t c C 15 4 t c C 13 ns 82 clock low period 4 t c C 15 4 t c C 13 ns 84 srd rising edge to fsr out (bl) high 61 38 48 31 x ck i ck a ns ns 85 srd rising edge to fsr out (bl) low 54 31 43 25 xck i ck a ns ns 86 srd rising edge to fsr out (wl) high 54 31 43 25 x ck i ck a ns ns 87 rxc rising edge to fsr out (wl) low 54 31 43 25 x ck i ck a ns ns 88 data in setup time before rxc (sck in synchronous mode) falling edge 12 27 19 10 22 16 x ck i ck a i ck s ns ns ns
2-22 DSP56001A/d, rev. 1 motorola DSP56001A synchronous serial interface (ssi) timing 89 data in hold time after rxc falling edge 27 4 22 4 x ck i ck ns ns 90 fsr input (bl) high before rxc falling edge 12 27 10 23 x ck i ck a ns ns 91 fsr input (wl) high before rxc falling edge 15 42 13 34 x ck i ck a ns ns 92 fsr input hold time after rxc falling edge 27 4 22 4 x ck i ck ns ns 93 flags input setup before rxc falling edge 23 39 19 31 x ck i ck s ns ns 94 flags input hold time after rxc falling edge 27 4 22 4 x ck i ck s ns ns 95 txc rising edge to fst out (bl) high 54 23 43 19 x ck i ck ns ns 96 txc rising edge to fst out (bl) low 50 27 40 22 x ck i ck ns ns 97 txc rising edge to fst out (wl) high 50 27 40 22 x ck i ck ns ns 98 txc rising edge to fst out (wl) low 50 27 40 22 x ck i ck ns ns 99 txc rising edge to data out enable from high impedance 50 31 40 25 x ck i ck ns ns 100 txc rising edge to data out valid 50 31 40 25 x ck i ck ns ns 101 txc rising edge to data out high impedance (see note 2) 54 31 43 25 x ck i ck ns ns 101a txc falling edge to data out high impedance (see note 2) t c + t h t c + t h g ck ns table 2-12 ssi timing (continued) num characteristics 27 mhz 33 mhz case unit min max min max
DSP56001A synchronous serial interface (ssi) timing motorola DSP56001A/d, rev. 1 2-23 102 fst input (bl) setup time before txc falling edge 12 27 10 23 x ck i ck ns ns 103 fst input (wl) to data out enable from high impedance 4637 ns 104 fst input (wl) setup time before txc falling edge 15 42 13 34 x ck i ck ns ns 105 fst input hold time after txc falling edge 27 4 22 4 x ck i ck ns ns 106 flag output valid after txc rising edge 54 31 43 25 x ck i ck ns ns note: 1. for internal clock, external clock cycle is defined by i cyc and ssi control register. 2. periodically sampled and not 100% tested table 2-12 ssi timing (continued) num characteristics 27 mhz 33 mhz case unit min max min max
2-24 DSP56001A/d, rev. 1 motorola DSP56001A synchronous serial interface (ssi) timing figure 2-19 ssi transmitter timing last bit see note note: in the network mode, output flag transitions can occur at the start of each time slot within the frame. in the normal mode, the output flag state is asserted for the entire frame period. first bit 80 82 95 96 97 98 101 100 100 99 105 102 103 105 106 81 101a 104 aa0894 txc (input/ output) fst (bit) out fst (word) out data out fst (bit) in fst (word) in flags out
DSP56001A synchronous serial interface (ssi) timing motorola DSP56001A/d, rev. 1 2-25 figure 2-20 ssi receiver timing last bit see note note: in the network mode, output flag transitions can occur at the start of each time slot within the frame. in the normal mode, the output flag state is asserted for the entire frame period. first bit 80 82 84 86 87 89 88 92 90 92 93 81 91 94 srd (input/output) fsr (bit) out fsr (word) out data out fsr (bit) in fsr (word) in flags out 85 aa0895
2-26 DSP56001A/d, rev. 1 motorola DSP56001A external bus asynchronous timing external bus asynchronous timing v cc = 5.0 v 10% for 27 mhz;v cc = 5.0 v 5% for 33 mhz; t j = C40 to 105 ?c; c l = 50 pf + 1 ttl loads ws = number of wait states, as determined by bcr (ws = 0 to 15) capacitance derating: the DSP56001A external bus timing specifications are designed and tested at the maximum capacitive load of 50 pf, including stray capacitance. typically, the drive capability of the external bus pins (a0-a15, d0-d23, ps , ds , rd , wr , x/ y ) derates linearly at 1 ns per 12 pf of additional capacitance from 50 pf to 250 pf of loading. port b and c pins (hi, sci, ssi) derate linearly at 1 ns per 5 pf of additional capacitance from 50 pf to 250 pf of loading. active low lines should be pulled up in a manner consistent with the ac and dc specifications. table 2-13 external bus asynchronous timing no. characteristics 27 mhz 33 mhz unit min max min max 115 delay from br assertion to bg assertion ? with no external access from the dsp ? during external read or write access ? during external read- modify-write access ? during stop mode external bus will not be released and bg will not go low ? during wait mode 2 t c + t h t c + t h t c + t h t h + 3 4 t c + t h + 15 4 t c + t h + t c ws + 15 6 t c + t h + 2 t c ws + 15 t c + t h + 23 2 t c + t h t c + t h t c + t h t h + 3 4 t c + t h + 13 4 t c + t h + t c ws + 13 6 t c + t h + 2 t c ws + 13 t c + t h + 19 ns ns ns ns ns 116 delay from br deassertion to bg deassertion 2 t c 4 t c + 15 2 t c 4 t c + 13 ns 117 bg deassertion duration 2 t c + t h C 8 2 t c + t h C 6 ns 118 delay from address, data, and control bus high impedance to bg assertion 00ns
DSP56001A external bus asynchronous timing motorola DSP56001A/d, rev. 1 2-27 119 delay from bg deassertion to address and control bus enabled 0t h -80t h -6 ns 120 address valid to wr assertion ? ws = 0 ? ws > 0 t l - 7 t c - 7 t l + 5 t c + 5 t l - 5.5 t c - 5.5 t l + 5 t c + 5 ns ns 121 wr assertion width ? ws = 0 ? ws > 0 t c - 7 ws t c + t l - 7 t c - 5 ws t c + t l - 5 ns ns 122 wr deassertion to address not valid t h - 9 t h - 7.5 ns 123 wr assertion to data out active from high impedance ? ws = 0 ? ws > 0 t h - 7 0 t h + 8 8 t h - 5.5 0 t h + 6.5 6.5 ns ns 124 data out hold time from wr deassertion (the maximum specification is periodically sampled, and not 100% tested) t h - 7 t h + 6 t h - 5.5 t h + 4.5 ns 125 data out setup time to wr deassertion ? ws = 0 ? ws > 0 t l - 5 ws t c + t l - 5 t l - 5 ws t c + t l - 5 ns ns 126 rd deassertion to address not valid t h - 7 t h - 5.5 ns 127 address valid to rd deassertion ? ws = 0 ? ws > 0 t c + t l - 6 (ws + 1) t c + t l - 6 t c + t l - 6 (ws + 1) t c + t l - 6 ns ns table 2-13 external bus asynchronous timing (continued) no. characteristics 27 mhz 33 mhz unit min max min max
2-28 DSP56001A/d, rev. 1 motorola DSP56001A external bus asynchronous timing 128 input data hold time to rd deassertion 00ns 129 rd assertion width ? ws = 0 ? ws > 0 t c - 7 (ws + 1) t c - 7 t c - 5.5 (ws + 1) t c - 5.5 ns ns 130 address valid to input data valid ? ws = 0 ? ws > 0 t c + t l - 14 (ws + 1) t c + t l - 14 t c + t l - 11 (ws + 1) t c + t l - 11 ns ns 131 address valid to rd assertion t l - 7 t l + 5 t l - 5.5 t l + 5 ns 132 rd assertion to input data valid ? ws = 0 ? ws > 0 t c - 11 (ws + 1) t c - 11 t c - 9 (ws + 1) t c - 9 ns ns 133 wr deassertion to rd assertion t c - 12 t c - 10 ns 134 rd deassertion to rd assertion t c - 8 t c - 6.5 ns 135 wr deassertion to wr assertion ? ws = 0 ? ws > 0 t c - 12 t c + t h - 12 t c - 10 t c + t h - 10 ns ns 136 rd deassertion to wr assertion ? ws = 0 ? ws > 0 t c - 8 t c + t h - 8 t c - 6.5 t c + t h - 6.5 ns ns table 2-13 external bus asynchronous timing (continued) no. characteristics 27 mhz 33 mhz unit min max min max
DSP56001A external bus asynchronous timing motorola DSP56001A/d, rev. 1 2-29 figure 2-21 bus request / bus grant timing figure 2-22 external bus asynchronous timing br bg a0Ca15, ps ds , x/ y , rd , wr d0Cd23 115 116 117 118 119 aa0896 note: during read-modify-write instructions, the address lines do not change state. data out data in a0Ca15, ( see note) rd wr d0Cd23 127 126 134 129 131 120 122 135 121 133 136 132 123 130 128 124 125 aa0393 ds , ps, x/y (see note)
2-30 DSP56001A/d, rev. 1 motorola DSP56001A external bus synchronous timing external bus synchronous timing v cc = 5.0 v 10% for 27 mhz, v cc = 5.0 vdc 5% for 33 mhz, t j = -40? to +105? c, c l = 50 pf + 1 ttl loads capacitance derating : the DSP56001A external bus timing specifications are designed and tested at the maximum capacitive load of 50 pf, including stray capacitance. typically, the drive capability of the external bus pins (a0Ca15, d0Cd23, ps , ds , rd , wr , x/y ) derates linearly at 1 ns per 12 pf of additional capacitance from 50 pf to 250 pf of loading. port b and c pins (hi, sci, ssi) derate linearly at 1 ns per 5 pf of additional capacitance from 50 pf to 250 pf of loading. active-low lines should be pulled up in a manner consistent with the ac and dc specifications. table 2-14 external bus synchronous timing num characteristics 27 mhz 33 mhz unit min max min max 140 clk low transition to address valid 1919ns 141 clk high transition to wr assertion(see note 1, 2) ? ws=0 ? ws>0 0 0 17 t h + 17 0 0 17 t h + 17 ns ns 142 clk high transition to wr deassertion 516513ns 143 clk high transition to rd assertion 016016ns 144 clk high transition to rd deassertion 3 13 3 10.5 ns 145 clk low transition to data- out valid 1919ns 146 clk low transition to data- out invalid (see note 3) 4 3.5 ns 147 data-in valid to clk high transition (setup) 44ns 148 clk high transition to data-in invalid (hold) 1212ns 149 clk low transition to address invalid (see note 3) 22ns
DSP56001A external bus synchronous timing motorola DSP56001A/d, rev. 1 2-31 note: 1. ac timing specifications which are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signals transition. 2. ws are wait state values specified in the bcr. 3. clk low transition to data-out invalid (specification # t146) and clk low transition to address invalid (specification # t149) indicate the time after which data/address are no longer guaranteed to be valid. 4. timings are given from clk midpoint to v ol or v oh of the corresponding signal(s). figure 2-23 synchronous bus timing table 2-14 external bus synchronous timing (continued) num characteristics 27 mhz 33 mhz unit min max min max note: during read-modify-write instructions, the address lines do not change states. data in data out ckout a0Ca15, ds , ps , x/y rd wr d0Cd23 140 143 144 149 141 142 147 148 145 146 t0 t1 t2 t3 t0 t1 t2 t3 t0 aa0395
2-32 DSP56001A/d, rev. 1 motorola DSP56001A bus strobe / wait timing bus strobe / wait timing v cc = 5.0 v 10% for 27 mhz; v cc = 5.0 v 5% for 33 mhz; t j = C40 to 105? c; c l = 50 pf + 2 ttl loads table 2-15 bus strobe / wait timing no. characteristics 27 mhz 33 mhz unit min max min max 150 first ckout transition to bs assertion 3 19 2.5 19 ns 151 wt assertion to first ckout transition (setup time) 3 2.5 ns 152 first ckout transition to wt deassertion for minimum timing 11 t c - 6 12 t c C 5 ns 153 wt deassertion to first ckout transition for maximum timing (2 wait states) 65ns 154 second ckout transition to bs deassertion 320319ns 155 bs assertion to address valid -2 8 -2 6.5 ns 156 bs assertion to wt assertion (see note 1) 0t c - 11 0 t c C 10 ns 157 bs assertion to wt deassertion (see note 1 and note 3) ? ws < 2 ? ws > 2 t c (ws - 1) t c 2 t c C 11 ws t c - 11 t c + 4 (ws - 1) t c + 4 2 t c C 10 ws t c - 10 ns ns 158 wt deassertion to bs deassertion t c + t l 2 t c + t l + 17 t c + t l 2 t c + t l + 15 ns 159 minimum bs deassertion width for consecutive external accesses t h - 6 t h - 4.5 ns 160 bs deassertion to address invalid (see note 2) t h - 8 t h - 6.5 ns
DSP56001A bus strobe / wait timing motorola DSP56001A/d, rev. 1 2-33 161 data-in valid to rd deassertion (set up) 1210ns note: 1. if wait states are also inserted using the bcr and if the number of wait states is greater than two, then specification numbers t156 and t157 can be increased accordingly. 2. bs deassertion to address invalid indicates the time after which the address are no longer guaranteed to be valid. 3. the minimum number of wait states when using bs /wt is two (2). 4. for read-modify-write instructions, the address lines will not change states between the read and the write cycle. however, bs will deassert before asserting again for the write cycle. if wait states are desired for each of the read and write cycle, the wt pin must be asserted once for each cycle. figure 2-24 asynchronous bs / wt timings table 2-15 bus strobe / wait timing (continued) no. characteristics 27 mhz 33 mhz unit min max min max note: during read-modify-write instructions, the address lines do not change state. however, bs will deassert before asserting again for the write cycle. data in data out a0Ca15, ps , ds , x/y bs wt rd d0Cd23 wr d0Cd23 155 157 156 158 131 126 128 161 160 120 122 123 124 159 125 aa0398
2-34 DSP56001A/d, rev. 1 motorola DSP56001A bus strobe / wait timing figure 2-25 synchronous bs / wt timings data in data out t0 t1 t2 tw t2 tw t2 t3 ckout a0Ca15, ps , ds , x/y bs wt rd d0Cd23 wr d0Cd23 140 149 150 152 151 153 143 144 148 147 154 141 142 145 146 t0 note: during read-modify-write instructions, the address lines do not change state. however, bs will deassert before asserting again for the write cycle. aa0397
motorola DSP56001A/d, rev. 1 3-1 section 3 packaging pin-out and package information this section supplies information about the packages which are available for this product. diagrams of the pinouts of each package are included, and tables describing the pins allocated to each of the signals described in table 3-1 through table 3-5 . the DSP56001A is available in 3 packages: ? 132-pin plastic quad flat pack (pqfp), type fc ? 132-pin ceramic quad flat pack (cqfp), type fe ? 88-pin pin grid array (pga), type rc top and bottom views of the each package are shown, together with their pin-outs.
3-2 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information figure 3-1 top view of the 132-pin plastic (fc) quad flat package note: 1. nc are no connection pins that are reserved for possible future enhancements. do not connect these pins to any power, ground, signal traces, or vias. 2. an overbar indicates the signal is asserted when the voltage = ground (active low). 3. to simplify locating the pins, each fifth pin is shaded in the illustration. (top view) nc h3/pb3 h2/pb2 nc h1/pb1 gndh gndh h0/pb0 nc rxd/pc0 txd/pc1 sclk/pc2 nc sc0/pc3 sck/pc6 gndq gndq v ccq v ccq sc2/pc5 nc std/pc8 sc1/pc4 nc srd/pc7 bg /bs nc br /wt wr rd x/y ds nc nc d20 d19 d18 gndd gndd nc d17 d16 nc d15 d14 d13 nc d12 v ccd v ccd d11 nc d10 d9 nc d8 d7 d6 gndd gndd nc d5 d4 d3 d2 nc 1 84 nc ps a0 a1 gndn gndn a2 a3 nc a4 a5 nc v ccn v ccn a6 nc a7 a8 nc a9 a10 nc gndn gndn a11 a12 a13 nc a14 a15 d0 d1 nc nc h4/pb4 h5/pb5 h6/pb6 v cch v cch h7/pb7 hreq /pb13 hr/w /pb11 hen /pb12 nc hack /pb14 ha0/pb8 nc nc ha1/pb9 ha2/pb10 nc gndq gndq v ccq v ccq extal xtal nc reset moda/irqa nc modb/irqb d23 d22 d21 nc 51 18 117 (chamfered edge) orientation mark aa0898
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-3 figure 3-2 bottom view of the 132-pin plastic (fc) quad flat package (bottom view) nc h3/pb3 h2/pb2 nc h1/pb1 gndh gndh h0/pb0 nc rxd/pc0 txd/pc1 sclk/pc2 nc sc0/pc3 sck/pc6 gndq gndq v ccq v ccq sc2/pc5 nc std/pc8 sc1/pc4 nc srd/pc7 bg /bs nc br /wt wr rd x/y ds nc nc ps a0 a1 gndn gndn a2 a3 nc a4 a5 nc v ccn v ccn a6 nc a7 a8 nc a9 a10 nc gndn gndn a11 a12 a13 nc a14 a15 d0 d1 nc 1 84 nc d2 d3 d4 d5 nc gndd gndd d6 d7 d8 nc d9 d10 nc d11 v ccd v ccd d12 nc d13 d14 d15 nc d16 d17 nc gndd gndd d18 d19 d20 nc nc d21 d22 d23 modb/irqb nc moda/irqa reset nc xtal extal v ccq v ccq gndq gndq nc ha2/pb10 ha1/pb9 nc nc ha0/pb8 hack /pb14 nc hen /pb12 hr/w /pb11 hreq /pb13 h7/pb7 v cch v cch h6/pb6 h5/pb5 h4/pb4 nc 51 18 117 (chamfered edge orientation mark on top side) note: 1. nc are no connection pins that are reserved for possible future enhancements. do not connect these pins to any power, ground, signal traces, or vias. 2. an overbar indicates the signal is asserted when the voltage = ground (active low). 3. to simplify locating the pins, each fifth pin is shaded in the illustration. aa0899
3-4 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information figure 3-3 top view of the 132-pin ceramic (fe) quad flat package (top view) nc h3/pb3 h2/pb2 nc h1/pb1 gndh gndh h0/pb0 nc rxd/pc0 txd/pc1 sclk/pc2 nc sc0/pc3 sck/pc6 gndq gndq v ccq v ccq sc2/pc5 nc std/pc8 sc1/pc4 nc srd/pc7 bg /bs nc br /wt wr rd x/y ds nc nc d20 d19 d18 gndd gndd nc d17 d16 nc d15 d14 d13 nc d12 v ccd v ccd d11 nc d10 d9 nc d8 d7 d6 gndd gndd nc d5 d4 d3 d2 nc 1 84 nc ps a0 a1 gndn gndn a2 a3 nc a4 a5 nc v ccn v ccn a6 nc a7 a8 nc a9 a10 nc gndn gndn a11 a12 a13 nc a14 a15 d0 d1 nc nc h4/pb4 h5/pb5 h6/pb6 v cch v cch h7/pb7 hreq /pb13 hr/w /pb11 hen /pb12 nc hack /pb14 ha0/pb8 nc nc ha1/pb9 ha2/pb10 nc gndq gndq v ccq v ccq extal xtal nc reset moda/irqa nc modb/irqb d23 d22 d21 nc 51 18 117 orientation mark n ote: 1. nc are no connection pins that are reserved for possible future enhancements. do not connect these pins to any power, ground, signal traces, or vias. 2. an overbar indicates the signal is asserted when the voltage = ground (active low). 3. to simplify locating the pins, each fifth pin is shaded in the illustration. aa0900
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-5 figure 3-4 bottom view of the 132-pin ceramic (fe) quad flat package (bottom view) nc h3/pb3 h2/pb2 nc h1/pb1 gndh gndh h0/pb0 nc rxd/pc0 txd/pc1 sclk/pc2 nc sc0/pc3 sck/pc6 gndq gndq v ccq v ccq sc2/pc5 nc std/pc8 sc1/pc4 nc srd/pc7 bg /bs nc br /wt wr rd x/y ds nc nc ps a0 a1 gndn gndn a2 a3 nc a4 a5 nc v ccn v ccn a6 nc a7 a8 nc a9 a10 nc gndn gndn a11 a12 a13 nc a14 a15 d0 d1 nc 1 84 nc d2 d3 d4 d5 nc gndd gndd d6 d7 d8 nc d9 d10 nc d11 v ccd v ccd d12 nc d13 d14 d15 nc d16 d17 nc gndd gndd d18 d19 d20 nc nc d21 d22 d23 modb/irqb nc moda/irqa reset nc xtal extal v ccq v ccq gndq gndq nc ha2/pb10 ha1/pb9 nc nc ha0/pb8 hack /pb14 nc hen /pb12 hr/w /pb11 hreq /pb13 h7/pb7 v cch v cch h6/pb6 h5/pb5 h4/pb4 nc 51 18 117 orientation mark note: 1. nc are no connection pins that are reserved for possible future enhancements. do not connect these pins to any power, ground, signal traces, or vias. 2. an overbar indicates the signal is asserted when the voltage = ground (active low). 3. to simplify locating the pins, each fifth pin is shaded in the illustration. aa0901 (on top side)
3-6 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information figure 3-5 top view of the 88-pin ceramic (rc) pin grid array package xtal extal vccq gndn a9 a8 reset moda/ irqa a11 a10 ha2 gndq a7 hen hreq a2 ha1 ha0 vccn a5 a6 ha ck vcch gndn a3 a4 modb/ irqb d23 a12 (top view) hr/w h7 gndh gndq a0 a1 h6 h4 h2 h0 sc0 vccq srd bg /bs rd ds ps h5 h3 h1 rxd txd sclk sck sc2 std sc1 br /wt wr x/y d19 d17 d15 d14 d13 d11 d10 d9 d8 d6 d4 d3 d0 d22 gndd vccd gndd a15 a13 d21 d20 d18 d16 d12 d7 d5 d2 d1 a14 note: 1. nc are no connection pins that are reserved for possible future enhancements. do not connect these pins to any power, ground, signal traces, or vias. 2. an overbar indicates the signal is asserted when the voltage = ground (active low). 3. to simplify locating the pins, each fifth pin is shaded in the illustration. aa0902 a b c d e f g h j k l m n orientation mark 12345678910111213
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-7 figure 3-6 bottom view of the 88-pin ceramic (rc) pin grid array package ha ck v cch gndn a3 a4 modb/ irqb d23 a12 reset moda/ irqa a11 a10 xtal extal v c cq gndn a9 a8 ha2 gndq a7 hen hreq a2 ha1 ha0 v ccn a5 a6 (bottom view) h6 h4 h2 h0 sc0 v ccq srd bg /bs rd ds ps hr/w h7 gndh gndq a0 a1 h5 h3 h1 rxd txd sclk sck sc2 std sc1 br /wt wr x/y d19 d17 d15 d14 d13 d11 d10 d9 d8 d6 d4 d3 d0 d21 d20 d18 d16 d12 d7 d5 d2 d1 a14 d22 gndd v ccd gndd a15 a13 note: 1. nc are no connection pins that are reserved for possible future enhancements. do not connect these pins to any power, ground, signal traces, or vias. 2. an overbar indicates the signal is asserted when the voltage = ground (active low). 3. to simplify locating the pins, each fifth pin is shaded in the illustration. orientation mark (on top side) a b c d e f g h j k l m n 1 2 3 4 5 6 7 8 9 10 11 12 13 aa0903
3-8 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information the DSP56001A signals that may be programmed as general purpose i/o are listed with their primary function in table 3-1 . table 3-1 DSP56001A general purpose i/o pin identification pin number 132 pin fc pqfp fe cqfp pin number 88 pin rc pga primary function port gpio id 25 d12 h0 b pb0 22 c13 h1 pb1 20 c12 h2 pb2 19 b13 h3 pb3 16 b12 h4 pb4 15 a13 h5 pb5 14 a12 h6 pb6 11 b11 h7 pb7 5 b8 ha0 pb8 2 a8 ha1 pb9 1 a7 ha2 pb10 9 a11 hr/w pb11 8 a10 hen pb12 10 b10 hreq pb13 6 a9 hack pb14
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-9 27 d13 rxd c pc0 28 e13 txd pc1 29 f13 sclk pc2 31 f12 sc0 pc3 40 k13 sc1 pc4 37 h13 sc2 pc5 32 g13 sck pc6 42 j12 srd pc7 39 j13 std pc8 table 3-2 DSP56001A signal identification by pin number pga pin no. signal name pin no. signal name pin no. signal name a1 d19 d1 d14 l6 gndn a2 d21 d2 d16 l8 v ccn a3 d22 d3 gndd l9 gndn a4 modb/irqb d12 h0/pb0 l12 rd a5 reset d13 rxd/pc0 l13 br /wt a6 xtal e1 d13 m1 d3 a7 ha2/pb10 e11 gndh m2 d1 a8 ha1/pb9 e13 txd/pc1 m3 a15 a9 hack /pb14 f1 d11 m5 a11 a10 hen /pb12 f2 d12 m6 a9 a11 hr/w /pb11 f12 sc0/pc3 m8 a5 table 3-1 DSP56001A general purpose i/o pin identification pin number 132 pin fc pqfp fe cqfp pin number 88 pin rc pga primary function port gpio id
3-10 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information a12 h6/pb6 f13 sclk/pc2 m9 a3 a13 h5/pb5 g1 d10 m11 a0 b1 d17 g3 v ccd m12 ds b2 d20 g11 gndq m13 wr b4 d23 g12 v ccq n1 d0 b5 moda/irqa g13 sck/pc6 n2 a14 b6 extal h1 d9 n3 a13 b7 gndq h13 sc2/pc5 n4 a12 b8 ha0/pb8 j1 d8 n5 a10 b10 hreq /pb13 j2 d7 n6 a8 b11 h7/pb7 j3 gndd n7 a7 b12 h4/pb4 j12 srd/pc7 n8 a6 b13 h3/pb3 j13 std/pc8 n9 a4 c1 d15 k1 d6 n10 a2 c2 d18 k2 d5 n11 a1 c6 v ccq k12 bg /bs n12 ps c9 v cch k13 sc1/pc4 n13 x/y c12 h2/pb2 l1 d4 c13 h1/pb1 l2 d2 table 3-2 DSP56001A signal identification by pin number pga pin no. signal name pin no. signal name pin no. signal name
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-11 table 3-3 DSP56001A signal identification by pin number pqfp & cqfp pin no. signal name pin no. signal name pin no. signal name 1 ha2/pb10 26 nc 51 nc 2 ha1/pb9 27 rxd/pc0 52 ps 3 nc 28 txd/pc1 53 a0 4 nc 29 sclk/pc2 54 a1 5 ha0/pb8 30 nc 55 gndn 6 hack /pb14 31 sc0/pc3 56 gndn 7 nc 32 sck/pc6 57 a2 8 hen /pb12 33 gndq 58 a3 9 hr/w /pb11 34 gndq 59 nc 10 hreq /pb13 35 v ccq 60 a4 11 h7/pb7 36 v ccq 61 a5 12 v cch 37 sc2/pc5 62 nc 13 v cch 38 nc 63 v ccn 14 h6/pb6 39 std/pc8 64 v ccn 15 h5/pb5 40 sc1/pc4 65 a6 16 h4/pb4 41 nc 66 nc 17 nc 42 srd/pc7 67 a7 18 nc 43 bg /bs 68 a8 19 h3/pb3 44 nc 69 nc 20 h2/pb2 45 br /wt 70 a9 21 nc 46 wr 71 a10 22 h1/pb1 47 rd 72 nc 23 gndh 48 x/y 73 gndn 24 gndh 49 ds 74 gndn 25 h0/pb0 50 nc 75 a11
3-12 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information 76 a12 95 nc 114 d19 77 a13 96 d9 115 d20 78 nc 97 d10 116 nc 79 a14 98 nc 117 nc 80 a15 99 d11 118 d21 81 d0 100 v ccd 119 d22 82 d1 101 v ccd 120 d23 83 nc 102 d12 121 modb/irqb 84 nc 103 nc 122 nc 85 d2 104 d13 123 moda/irqa 86 d3 105 d14 124 reset 87 d4 106 d15 125 nc 88 d5 107 nc 126 xtal 89 nc 108 d16 127 extal 90 gndd 109 d17 128 v ccq 91 gndd 110 nc 129 v ccq 92 d6 111 gndd 130 gndq 93 d7 112 gndd 131 gndq 94 d8 113 d18 132 nc note: 1. nc are no connection pins that are reserved for possible future enhancements. do not connect these pins to any power, ground, signal traces, or vias. 2. an overbar indicates the signal is asserted when the voltage = ground (active low). table 3-3 DSP56001A signal identification by pin number pqfp & cqfp pin no. signal name pin no. signal name pin no. signal name
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-13 table 3-4 DSP56001A identification by signal name signal name 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no. signal name 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no. a0 53 m11 d8 94 j1 a1 54 n11 d9 96 h1 a2 57 n10 d10 97 g1 a3 58 m9 d11 99 f1 a4 60 n9 d12 102 f2 a5 61 m8 d13 104 e1 a6 65 n8 d14 105 d1 a7 67 n7 d15 106 c1 a8 68 n6 d16 108 d2 a9 70 m6 d17 109 b1 a10 71 n5 d18 113 c2 a11 75 m5 d19 114 a1 a12 76 n4 d20 115 b2 a13 77 n3 d21 118 a2 a14 79 n2 d22 119 a3 a15 80 m3 d23 120 b4 bg 43 k12 ds 49 m12 br 45 l13 extal 127 b6 bs 43 k12 gndd 90 d3 d0 81 n1 gndd 91 j3 d1 82 m2 gndd 111 d2 85 l2 gndd 112 d3 86 m1 gndh 23 e11 d4 87 l1 gndh 24
3-14 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information d5 88 k2 gndn 55 l6 d6 92 k1 gndn 56 l9 d7 93 j2 gndn 73 gndn 74 pb2 20 c12 gndq 33 b7 pb3 19 b13 gndq 34 g11 pb4 16 b12 gndq 130 pb5 15 a13 gndq 131 pb6 14 a12 h0 25 d12 pb7 11 b11 h1 22 c13 pb8 5 b8 h2 20 c12 pb9 2 a8 h3 19 b13 pb10 1 a7 h4 16 b12 pb11 9 a11 h5 15 a13 pb12 8 a10 h6 14 a12 pb13 10 b10 h7 11 b11 pb14 6 a9 ha0 5 b8 pc0 27 d13 ha1 2 a8 pc1 28 e13 ha2 1 a7 pc2 29 f13 ha ck 6 a9 pc3 31 f12 hen 8 a10 pc4 40 k13 hr/w 9 a11 pc5 37 h13 hreq 10 b10 pc6 32 g13 irqa 123 b5 pc7 42 j12 table 3-4 DSP56001A identification by signal name (continued) signal name 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no. signal name 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no.
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-15 irqb 121 a4 pc8 39 j13 moda 123 b5 ps 52 n12 modb 121 a4 rd 47 l12 nmi none none reset 124 a5 pb0 25 d12 rxd 27 d13 pb1 22 c13 sc0 31 f12 sc1 40 k13 nc 26 sc2 37 h13 nc 30 sck 32 g13 nc 38 sclk 29 f13 nc 41 srd 42 j12 nc 44 std 39 j13 nc 50 txd 28 e13 nc 51 v ccd 100 g3 nc 59 v ccd 101 nc 62 v cch 12 c9 nc 66 v cch 13 nc 69 v ccn 63 l8 nc 72 v ccn 64 nc 78 v ccq 35 c6 nc 83 v ccq 36 g12 nc 84 v ccq 128 nc 89 v ccq 129 nc 95 wr 46 m13 nc 98 table 3-4 DSP56001A identification by signal name (continued) signal name 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no. signal name 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no.
3-16 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information power and ground pins have special considerations for noise immunity. see the section design considerations . wt 45 l13 nc 103 x/y 48 n13 nc 107 xtal 126 a6 nc 110 nc 3 nc 116 nc 4 nc 117 nc 7 nc 122 nc 17 nc 125 nc 18 nc 132 nc 21 table 3-5 DSP56001A power supply pins 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no. power supply circuit supplied 63 l8 v ccn address bus buffers 64 55 l6 gndn 56 l9 73 74 table 3-4 DSP56001A identification by signal name (continued) signal name 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no. signal name 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no.
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-17 100 g3 v ccd data bus buffers 101 90 d3 gndd 91 j3 111 112 35 c6 v ccq internal logic 36 g12 128 129 33 b7 gndq 34 g11 130 131 12 c9 v cch peripherals 13 23 e11 gndh 24 table 3-5 DSP56001A power supply pins (continued) 132 pin fc pqfp or fe cqfp pin no. 88 pin rc pga pin no. power supply circuit supplied
3-18 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information figure 3-7 132-pin plastic quad flat pack (pqfp) mechanical information l l-m 0.016 n h a1 s j a s1 j1 1 17 117 18 116 50 84 51 83 view ab pin 1 ident aa aa v1 b1 p v b p1 2x 0.002 l-m 4x 2x 0.002 n 4x 0.004 t c1 4x 33 tips c2 c seating plane d1 132x gage plane ac ac 128x g x=l, m, or n c l view ab (d) base d2 e e1 plating section ac-ac k d 132x u w q l-m m 0.008 n t rr1 m n l-m 0.010 n t l-m 0.012 n h t 132x l-m m 0.008 n t h k1 x section aa-aa dim min max inches a 1.100 bsc a1 0.550 bsc b 1.100 bsc b1 0.550 bsc c 0.160 0.180 c1 0.020 0.040 c2 0.135 0.145 d 0.008 0.012 d1 0.012 0.016 d2 0.008 0.011 e 0.006 0.008 e1 0.005 0.007 f 0.014 0.014 g 0.025 bsc j 0.950 bsc j1 0.475 bsc k 0.034 0.044 k1 0.010 bsc p 0.950 bsc p1 0.475 bsc s 1.080 bsc s1 0.540 bsc u 0.025 ref v 1.080 bsc v1 0.540 bsc w 0.006 0.008 q 0 ?? 8 r1 0.013 ref metal notes: 1. dimensioning and tolerancing per asme y14.5m, 1982. 2. dimensions in inches. 3. dimensions a, b, j, and p do not include mold protrusion. allowable mold protrusion for dimensions a and b is 0.007, for dimensions j and p is 0.010. 4. datum plane h is located at the underside of leads where leads exit package body. 5. datums l, m, and n to be determined where center leads exit package body at datum h. 6. dimensions s and v to be determined at seating plane, datum t. 7. dimensions a, b, j, and p to be determined at datum plane h. 8. dimension f does not include dambar protrusions. dambar protrusion shall not cause the lead width to exceed 0.019.
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-19 figure 3-8 132-pin ceramic quad flat pack (cqfp) mechanical information b n l y v u s m a l-n 0.10 tm l-n m 0.008 m t 4x 33 tips 3 places view ac 17 117 84 116 83 51 50 18 0.004 t seating plane view ae w c e t 132x g x x=l, m or n j1 j1 view ac j d z f plating base metal m 0.005 t m l-n section ad 132 places notes: 1. all dimensions and tolerances conform to asme y14.5m, 1994. 2. dimensions in inches. 3. datums l, m and n to be determined at the seating plane, datum t 4. dimensions s and v to be determined at seating plane, datum t 5. dimensions a and b define maximum ceramic body dimensions including glass protrusion and top and bottom mismatch. dim min max inches a 0.860 0.900 b 0.860 0.900 c 0.155 0.170 d 0.008 0.011 e 0.116 0.146 f 0.007 0.011 g 0.025 bsc j 0.005 0.007 k 0.020 0.030 r 0.008 ref s 1.080 bsc u 0.540 bsc v 1.080 bsc w 0.025 0.035 y 1.080 bsc z 0.004 0.005 aa 0.100 ref ab 0.030 ref q 0 8 (ab) ( q ) q (r) (r) k (aa) view ae pin 1 ident 1
3-20 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information figure 3-9 88-pin pin grid array (pga) mechanical information figure 3-10 pga shipping tray s a m 0.003 b s t dim min max inches a 1.340 1.380 b 1.340 1.380 c 0.085 0.120 d 0.017 0.020 g 0.100 bsc k 0.165 0.200 notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: inch. 3. pin diameter does not include solder dip or custom finishes. -a- g k g d c seating plane 12345678910111213 a b c d e f g h j k l m n m 0.010 x pins matrix -b- -x- -t- 88 pl 2 7 top view orientation marks aa0617
DSP56001A pin-out and package information motorola DSP56001A/d, rev. 1 3-21 figure 3-11 pqfp shipping tray figure 3-12 cqfp shipping tray 4 9 top view orientation marks aa1132 4 x 9 top view orientation marks aa0897
3-22 DSP56001A/d, rev. 1 motorola DSP56001A pin-out and package information
motorola DSP56001A/d, rev. 1 4-1 section 4 design considerations substituting the DSP56001A for the dsp56001 this section highlights the differences between the dsp56001 and DSP56001A that need to be taken into consideration when substituting the DSP56001A for the dsp56001. new designs should use the dsp56002 due to its enhanced features and speed. hardware considerations non-maskable interrupt (nmi) a non-maskable interrupt (nmi) function was previously accessible on the dsp56001 by applying 10 volts to the modb/irqb pin. the DSP56001A does not support a non-maskable interrupt (nmi). ac electrical characteristics the DSP56001A die utilizes a faster technology than the dsp56001. as a result, many DSP56001A signals exhibit faster rise and fall times than the same signals on the dsp56001. these faster edges may generate more radiated noise and emi, and may require more attention to these issues (e.g., the DSP56001A based circuit may require better decoupling). caution do not apply 10 volts to any pin of the DSP56001A (including modb)! subjecting any pin of the DSP56001A to voltages in excess of the specified ttl/cmos levels will permanently damage the device.
4-2 DSP56001A/d, rev. 1 motorola DSP56001A substituting the DSP56001A for the dsp56001 software/application considerations software written for the dsp56001 will generally run unmodified on the DSP56001A. there are, however, certain differences which should be noted. users should consider the impact these differences may have on each application. agu modify registers numbers between $8000 and $fffe (inclusive) are not valid values for loading into the modify registers (m0Cm7) of the address generation unit on the dsp56001. certain values within this range, however, enable wrap-around addressing modes on the DSP56001A that are not supported, and inadvertent enabling of these addressing modes may yield unexpected results. do not load the modify registers of the DSP56001A with values from $8000 to $fffe. reserved memory locations certain memory locations are designated as reserved on the dsp56001. accesses to these memory locations on the DSP56001A will result in unpredictable processor behavior including the possibility of halting the processor completely . in particular, writes to the following x memory locations should be avoided on the DSP56001A: x:$ffde, x:$ffdf, x:$fffc, x:$fffd movep to rn/nn/mn registers on the dsp56001 there is a pipeline delay when using the movep instruction to change the contents of an address register (mn, nn, or rn). the new contents of the destination address register will not be available for use during the following instruction (i.e, there is a single instruction cycle delay). on the DSP56001A this pipeline delay has been removed. if an address register (mn, nn, or rn) is directly changed with a movep instruction, the updated contents will be available for use during the following instruction. dsp56001 software that depends on this pipeline delay must be modified when moved onto the DSP56001A. movep to/from data alu registers movep instructions to/from data alu registers take 2 instruction cycles on the dsp56001. on the DSP56001A, these instructions take only 1 instruction cycle. dsp56001 software which is dependent on the timing of this form of the movep instruction must be modified when ported to the DSP56001A.
DSP56001A substituting the DSP56001A for the dsp56001 motorola DSP56001A/d, rev. 1 4-3 movep immediate movep immediate instructions take 3 instruction cycles on the dsp56001. on the DSP56001A, these instructions take only 2 instruction cycles. dsp56001 software that is dependent on the timing of this form of the movep instruction must be modified when ported to the DSP56001A. illegal instructions the instructions listed in table 4-1 will not generate an illegal instruction interrupt on the DSP56001A. none of these instructions are tested on the DSP56001A and should not be used. note: the debug and debugcc instructions are microcoded on the DSP56001A, but the peripherals necessary to make use of this instruction are not available. any use of the debug or debugcc instructions will completely halt the processor. the processor will exit this state only on reset. stop/wait timing wake-up from the stop and wait operating modes with irqa and irqb is longer on the DSP56001A by one tc period. sci/ssi initialization timing on the DSP56001A, the sci and ssi clocks are stopped when the peripherals are not enabled in order to save power. as a result, the initialization time of the sci and ssi is longer on the DSP56001A than on the dsp56001. table 4-1 illegal instructions instruction symbol instruction name debug do not use enter debug mode debugcc do not use enter debug mode conditionally dec decrement by one inc increment by one mac #iiii signed multiply-accumulate immediate mpy #iiii signed multiply immediate macr #iiii signed multiply-accumulate and round immediate mpyr #iiii signed multiply and round immediate
4-4 DSP56001A/d, rev. 1 motorola DSP56001A substituting the DSP56001A for the dsp56001 control registers the omr and the status register on the DSP56001A have been altered from those on the dsp56001. refer to table 4-2 for details of these alterations. host command vector register the DSP56001As host command vector register (cvr) also differs from that of the dsp56001 (see table 4-3 ). table 4-2 summary of control register differences register bit dsp56001 definition DSP56001A definition explaination of difference status register 7 reserved read/written as zero. reserved read as dont care. on the 001a this bit may be read as 0 or 1. the user should not rely on this bit being a given value. 14 reserved read/written as zero. reserved write as zero only, read as dont care. if this bit is set on the 56001a, the operations performed by the data alu change, and 56001 code will yield erroneous results. write this bit only as zero. operating mode register 3 reserved read/.written as zero reserved write as zero only, read as dont care. if this bit is set, memory reads may be from incorrect locations. write this bit only as zero. port b control register 1 reserved written as zero. reserved written as zero. writing this bit as a 1 will result in behavior differences between the 001 and the 001a. table 4-3 summary of host command vector register differences register bit dsp56001 definition DSP56001A definition explaination of difference host command vector register (cvr) 5 reserved read as zero. reserved read as dont care. this bit should be written with only a zero on the 56001a.
DSP56001A heat dissipation motorola DSP56001A/d, rev. 1 4-5 heat dissipation the average chip junction temperature, t j , in c, can be obtained from: equation 1: t j = t a + (p d q ja ) where: t a = ambient temperature, c q ja = package thermal resistance, junction-to-ambient, c/w p d = p int + p i/o p int = i cc v cc watt chip internal power p i/o = power dissipation on input and output pins user determined for most applications p i/o < p int and p i/o can be neglected. an appropriate relationship between p d and t j (if p i/o is neglected) is: equation 2: p d = k / (t j + 273) solving equations (1) and (2) for k gives: equation 3: k = p d (t a + 273) + p d q ja where: k is a constant pertaining to the particular package k can be determined from equation (2) by measuring p d (at equilibrium) for a known t a . using this value of k, the values of p d and t j can be obtained by solving equations (1) and (2) iteratively for any value of t a . the total thermal resistance of a package ( q ja ) can be separated into two components, q jc and q ca , representing the barrier to heat flow from the semiconductor junction to the package (case) surface ( q jc ) and from the case to the outside ambient ( q ca ). these terms are related by the equation: equation 4: q ja = q jc + q ca q jc is device-related and cannot be influenced by the user. however, q ca is user-dependent and can be minimized by thermal management techniques such as heat sinks, ambient air cooling, and thermal convection. thus, good thermal management can significantly reduce q ca so that q ja approximately equals q jc . values for thermal resistance presented in this document, unless estimated, were derived using the procedure described in motorola reliability report 7843, thermal resistance measurement method for mc68xx microcomponent devices, and are provided for design purposes only. thermal measurements are complex and dependent on procedure and setup. user-derived values for thermal resistance may differ.
4-6 DSP56001A/d, rev. 1 motorola DSP56001A electrical design considerations electrical design considerations use the following list of recommendations to assure correct dsp operation: ? provide a low-impedance path from the board power supply to each v cc pin on the dsp, and from the board ground to each gnd pin. ? use at least four 0.1 m f bypass capacitors positioned as close as possible to the four sides of the package to connect the v cc power source to gnd. ? ensure that capacitor leads and associated printed circuit traces that connect to the chip v cc and gnd pins are less than 0.5 inch per capacitor lead. ? use at least a four-layer printed circuit board (pcb) with two inner layers for v cc and gnd. ? because the dsp output signals have fast rise and fall times, pcb trace lengths should be minimal. this recommendation particularly applies to the address and data buses as well as the rd , wr , irqa , irqb , nmi , hen , and hack pins. ? consider all device loads, as well as parasitic capacitance due to pcb traces, when calculating capacitance. this is especially critical in systems with higher capacitive loads that could create higher transient currents in the v cc and gnd circuits. ? all inputs must be terminated (i.e., not allowed to float) using cmos levels. caution this device contains protective circuitry to guard against damage due to high static voltage or electrical fields. however, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either gnd or v cc ).
DSP56001A power consumption motorola DSP56001A/d, rev. 1 4-7 power consumption power dissipation is a key issue in portable dsp applications. the following describes some factors that affect current consumption. current consumption is described by the formula: equation 5: i = c v f where : c = node/pin capacitance v = voltage swing f = frequency of node/pin toggle for example, for an address pin loaded with a 50 pf capacitance and operating at 5.5v with a 33 mhz clock, toggling at its maximum possible rate (which is 8.25 mhz), the current consumption is: equation 6: i = 50 10 C12 5.5 8.25 10 6 = 227 ma the maximum internal current value (i cci C max), reflects the maximum possible switching of the internal buses, which is not necessarily a real application case. the typical internal current value (i cci C typ) reflects the average switching of the internal buses. the following steps are recommended for applications requiring very low current consumption: 1. minimize external memory accesses; use internal memory accesses instead. 2. minimize the number of pins that are switching. 3. minimize the capacitive load on the pins. 4. connect the unused inputs to pull-up or pull-down resistors. host port considerations careful synchronization is required when reading multi-bit registers that are written by another asynchronous system. this is a common problem when two asynchronous systems are connected. the situation exists in the host interface. the following paragraphs present considerations for proper operation.
4-8 DSP56001A/d, rev. 1 motorola DSP56001A host port considerations host programming considerations unsynchronized reading of receive byte registers when reading receive byte registers, rxh or rxl, the host program should use interrupts or poll the rxdf flag, which indicates that data is available. this assures that the data in the receive byte registers will be stable. overwriting transmit byte registers the host program should not write to the transmit byte registers, txh or txl, unless the txde bit is set, indicating that the transmit byte registers are empty. this guarantees that the transmit byte registers will transfer valid data to the hrx register. synchronization of status bits from dsp to host hc, hreq, dma, hf3, hf2, trdy, txde, and rxdf status bits are set or cleared from inside the dsp and read by the host processor (refer to the users manual for descriptions of these status bits). the host can read these status bits very quickly without regard to the clock rate used by the dsp, but the state of the bit could be changing during the read operation. generally, this is not a system problem, since the bit will be read correctly in the next pass of any host polling routine. however, if the host asserts hen for more than timing number 31, with a minimum cycle time of timing number 31 + 32, then these status bits are guaranteed to be stable. exercise care when reading status bits hf3 and hf2 as an encoded pair. if the dsp changes hf3 and hf2 from 00 to 11, there is a small probability that the host could read the bits during the transition and receive 01 or 10 instead of 11. if the combination of hf3 and hf2 has significance, the host could read the wrong combination. therefore, read the bits twice and check for consensus. overwriting the host vector the host program should change the host vector register only when the host command bit (hc) is clear. this change will guarantee that the dsp interrupt control logic will receive a stable vector. cancelling a pending host command exception the host processor may elect to clear the hc bit to cancel the host command exception request at any time before it is recognized by the dsp. because the host does not know exactly when the exception will be recognized (due to exception processing synchronization and pipeline delays), the dsp may execute the host command exception after the hc bit is cleared. for these reasons, the hv bits must not be changed at the same time that the hc bit is cleared. variance in the host interface timing the host interface (hi) may vary. therefore, a host which attempts to load (bootstrap) the dsp should first make sure that the part has completed its hi port programming (e.g., by setting the init bit in icr then polling it and waiting it to be cleared, then reading the isr or by writing the treq/rreq together with the init and then polling init, isr, and the hreq pin).
DSP56001A host port considerations motorola DSP56001A/d, rev. 1 4-9 dsp programming considerations synchronization of status bits from host to dsp dma, hf1, hf0, and hcp, htde, and hrdf status bits are set or cleared by the host processor side of the interface. these bits are individually synchronized to the dsp clock. (refer to the users manual for descriptions of these status bits.) reading hf0 and hf1 as an encoded pair care must be exercised when reading status bits hf0 and hf1 as an encoded pair, because the four combinations (00, 01, 10, and 11) each have significance. a very small probability exists that the dsp will read the status bits during transition. therefore, hf0 and hf1 should be read twice and checked for consensus.
4-10 DSP56001A/d, rev. 1 motorola DSP56001A application examples application examples the lowest cost DSP56001A-based system is shown in figure 4-1 . it uses no run time external memory and requires only two chips, the DSP56001A and a low cost eprom. the eprom read access time should be less than 780 nanoseconds when the DSP56001A is operating at a clock rate of 20.5 mhz. figure 4-1 no glue logic, low cost memory port bootstrap mode 1 11 8 ce a0Ca10 d0Cd7 2716 mbd301* +5 v from open collector buffer from reset function from open collector buffer DSP56001A ps a0Ca10 d0Cd7 moda/irqa reset modb/irqb br hack d23 note: 1. * these diodes must be schottky diodes. 2. all resistors are 15 k w unless noted otherwise. 3. when in reset, irqa and irqb must be deasserted by external peripherals. aa0904
DSP56001A application examples motorola DSP56001A/d, rev. 1 4-11 a system with external data ram memory requires no glue logic to select the external eprom from bootstrap mode. ps is used to enable the eprom and ds is used to enable the high speed data memories, as shown in figure 4-2 . figure 4-2 port a bootstrap with external data ram mode 1 note: 1. all resistors are 15 k w unless noted otherwise. 2. when in reset, irqa and irqb must be deasserted by external peripherals. irqb irqa reset modb/ irqb reset hack br moda/ irqa DSP56001A a0Ca10 x/y wr rd ps 2716 2018-55 (3) d0Cd23 8 10 24 11 ds +5 v d23 +5 v a0Ca10 ce d0Cd7 d0Cd23 a0Ca9 a10 cs we oe aa0905
4-12 DSP56001A/d, rev. 1 motorola DSP56001A application examples figure 4-3 shows the DSP56001A bootstrapping via the host port from an mc68000. figure 4-3 DSP56001A host bootstrap example mode 5 irqb irqa reset modb/ irqb reset hack br moda/ irqa DSP56001A hen h0Ch7 +5 v ha0Cha2 hr/w d23 dtack r/w a1Ca3 as a4Ca23 lds d0Cd7 mc68000 12.5 mhz address decode +5 v 8 3 note: 1. all resistors are 15 k w unless noted otherwise. 2. when in reset, irqa and irqb must be deasserted by external peripherals. aa0906 f32 f32 f32 f32 ls09 1 k
DSP56001A application examples motorola DSP56001A/d, rev. 1 4-13 in figure 4-4 , the DSP56001A is operated in mode 3 with external program memory and the reset vector at location $0000. the programmer can overlay the high-speed on-chip program ram with dsp algorithms by using the movem instruction. figure 4-4 32k words of external program rom mode 3 note: 1. all resistors are 15 k w unless noted otherwise. 2. when in reset, irqa and irqb must be deasserted by external peripherals. irqb irqa reset modb/ irqb reset hack br moda/ irqa DSP56001A a0Ca14 rd 2756-30 (3) d0Cd23 15 24 ps +5 v d0Cd23 a0Ca14 cs oe aa0907 d23
4-14 DSP56001A/d, rev. 1 motorola DSP56001A application examples figure 4-5 shows a circuit that waits until v cc on the DSP56001A is at least 4.5 v before initiating a 75,000 t c oscillator stabilization delay required for the on-chip oscillator (only 25 t c is required for an external oscillator). this insures that the dsp is operational and stable before releasing the reset signal. figure 4-5 reset circuit using mc34064/mc33064 note: 1. irqa , and irqb must be driven to the logic levels appropriate for the application. 2. moda and modb must be driven to the logic levels appropriate for the application. reset 1.2 v ref +5v mc34064 u1 mc33064 2 (2) 3 (4) 1 (1) c dly r t dly = rc dly in 1 1 - v th v in - v ol where: logic reset t dly = 75,000 t c minimum v in = 5 v f osc = 20 mhz v th = 2.5 v v ol = 0.4 v c dly = 1 mf 20% tc = 50 ns r = 8.2 k 5% + C aa0908
DSP56001A application examples motorola DSP56001A/d, rev. 1 4-15 figure 4-6 shows the DSP56001A connected to the bus of an ibm-pc computer. this circuit is complete and does not require external rom or ram to load and execute code from the pc. the pal equations and other details of this circuit are available in the application report entitled dsp56001 interface techniques and examples (apr11/d). figure 4-6 DSP56001A-to-isa bus interface schematic ha0 ha1 ha2 hen hr/w moda/irqa modb/irqb reset br hreq b11 d01 d02 d03 d04 d05 d06 a02 a01 a00 d07 a10 a11 b5 a4 a5 21 23 l13 b10 13 d00 a09 a08 a07 a06 a05 a04 a03 a02 a31 a30 a29 1 5 14 2 6 16 22 8 4 17 7 3 9 osc a04 a05 a06 a07 a08 a09 a14 a17 a22 a23 a24 a25 a26 a27 b30 mc74act245 pal22v10 h7 h6 h5 h4 h3 h2 h1 h0 10 11 aen ior iow b13 b14 a11 15 DSP56001A a12 b12 a13 b13 c12 c13 d12 9 8 6 7 5 4 3 2 b8 a8 a7 11 12 14 13 15 16 17 18 19 1 oe dir irqb irqa interrupt sources +5v hack a9 d23 b4 note: 1. connector is j1 of isa bus. 2. all series resistors are 15 k w. external aa0909
4-16 DSP56001A/d, rev. 1 motorola DSP56001A application examples
motorola DSP56001A/d, rev. 1 5-1 section 5 ordering information table 5-1 lists the pertinent information needed to place an order. consult a motorola semiconductor sales office or authorized distributor to determine availability and to order parts. table 5-1 DSP56001A ordering information part package type pin count frequency (mhz) order number DSP56001A ceramic pin-grid array (pga) 88 27 DSP56001Arc27 33 DSP56001Arc33 plastic quad flat pack (pqfp) 132 27 DSP56001Afc27 33 DSP56001Afc33 ceramic quad flat pack (cqfp) 132 27 DSP56001Afe27 33 DSP56001Afe33
5-2 DSP56001A/d, rev. 1 motorola DSP56001A
motorola DSP56001A/d, rev. 1 a-1 rom table listings mu-law / a-law expansion tables appendix a rom table listings t he data rom in the 56001a contains numeric tables. table a-1 contains the m -law and a-law expansion table, stored in x-rom from address x :$100. table a-2 contains the sine wave table, stored in y-rom from address y:$100. mu-law / a-law expansion tables table a-1 m -law / a-law expansion table org x:$100 ; m_00 dc $7d7c00 ; 8031 m_01 dc $797c00 ; 7775 m_02 dc $757c00 ; 7519 m_03 dc $717c00 ; 7263 m_04 dc $6d7c00 ; 7007 m_05 dc $697c00 ; 6751 m_06 dc $657c00 ; 6495 m_07 dc $617c00 ; 6239 m_08 dc $5d7c00 ; 5983 m_09 dc $597c00 ; 5727 m_0a dc $557c00 ; 5471 m_0b dc $517c00 ; 5215 m_0c dc $4d7c00 ; 4959 m_0d dc $497c00 ; 4703 m_0e dc $457c00 ; 4447 m_0f dc $417c00 ; 4191 m_10 dc $3e7c00 ; 3999 m_11 dc $3c7c00 ; 3871 m_12 dc $3a7c00 ; 3743 m_13 dc $387c00 ; 3615 m_14 dc $367c00 ; 3487 m_15 dc $347c00 ; 3359 m_16 dc $327c00 ; 3231 m_17 dc $307c00 ; 3103 m_18 dc $2e7c00 ; 2975 m_19 dc $2c7c00 ; 2847 m_1a dc $2a7c00 ; 2719 m_1b dc $287c00 ; 2591 m_1c dc $267c00 ; 2463 m_1d dc $247c00 ; 2335 m_1e dc $227c00 ; 2207 m_1f dc $207c00 ; 2079 m_20 dc $1efc00 ; 1983 m_21 dc $1dfc00 ; 1919 m_22 dc $1cfc00 ; 1855 m_23 dc $1bfc00 ; 1791 m_24 dc $1afc00 ; 1727 m_25 dc $19fc00 ; 1663 m_26 dc $18fc00 ; 1599 m_27 dc $17fc00 ; 1535 m_28 dc $16fc00 ; 1471 m_29 dc $15fc00 ; 1407 m_2a dc $14fc00 ; 1343 m_2b dc $13fc00 ; 1279 m_2c dc $12fc00 ; 1215 m_2d dc $11fc00 ; 1151
a-2 DSP56001A/d, rev. 1 motorola rom table listings mu-law / a-law expansion tables m_2e dc $10fc00 ; 1087 m_2f dc $0ffc00 ; 1023 m_30 dc $0f3c00 ; 975 m_31 dc $0ebc00 ; 943 m_32 dc $0e3c00 ; 911 m_33 dc $0dbc00 ; 879 m_34 dc $0d3c00 ; 847 m_35 dc $0cbc00 ; 815 m_36 dc $0c3c00 ; 783 m_37 dc $0bbc00 ; 751 m_38 dc $0b3c00 ; 719 m_39 dc $0abc00 ; 687 m_3a dc $0a3c00 ; 655 m_3b dc $09bc00 ; 623 m_3c dc $093c00 ; 591 m_3d dc $08bc00 ; 559 m_3e dc $083c00 ; 527 m_3f dc $07bc00 ; 495 m_40 dc $075c00 ; 471 m_41 dc $071c00 ; 455 m_42 dc $06dc00 ; 439 m_43 dc $069c00 ; 423 m_44 dc $065c00 ; 407 m_45 dc $061c00 ; 391 m_46 dc $05dc00 ; 375 m_47 dc $059c00 ; 359 m_48 dc $055c00 ; 343 m_49 dc $051c00 ; 327 m_4a dc $04dc00 ; 311 m_4b dc $049c00 ; 295 m_4c dc $045c00 ; 279 m_4d dc $041c00 ; 263 m_4e dc $03dc00 ; 247 m_4f dc $039c00 ; 231 m_50 dc $036c00 ; 219 m_51 dc $034c00 ; 211 m_52 dc $032c00 ; 203 m_53 dc $030c00 ; 195 m_54 dc $02ec00 ; 187 m_55 dc $02cc00 ; 179 m_56 dc $02ac00 ; 171 m_57 dc $028c00 ; 163 m_58 dc $026c00 ; 155 m_59 dc $024c00 ; 147 m_5a dc $022c00 ; 139 m_5b dc $020c00 ; 131 m_5c dc $01ec00 ; 123 m_5d dc $01cc00 ; 115 m_5e dc $01ac00 ; 107 m_5f dc $018c00 ; 99 m_60 dc $017400 ; 93 m_61 dc $016400 ; 89 m_62 dc $015400 ; 85 m_63 dc $014400 ; 81 m_64 dc $013400 ; 77 m_65 dc $012400 ; 73 m_66 dc $011400 ; 69 m_67 dc $010400 ; 65 m_68 dc $00f400 ; 61 m_69 dc $00e400 ; 57 m_6a dc $00d400 ; 53 m_6b dc $00c400 ; 49 m_6c dc $00b400 ; 45 m_6d dc $00a400 ; 41 m_6e dc $009400 ; 37 m_6f dc $008400 ; 33 m_70 dc $007800 ; 30 m_71 dc $007000 ; 28 m_72 dc $006800 ; 26 m_73 dc $006000 ; 24 m_74 dc $005800 ; 22 m_75 dc $005000 ; 20 m_76 dc $004800 ; 18 m_77 dc $004000 ; 16 m_78 dc $003800 ; 14 m_79 dc $003000 ; 12 m_7a dc $002800 ; 10 m_7b dc $002000 ; 8 m_7c dc $001800 ; 6 m_7d dc $001000 ; 4 m_7e dc $000800 ; 2 m_7f dc $000000 ; 0
motorola DSP56001A/d, rev. 1 a-3 rom table listings mu-law / a-law expansion tables a_80 dc $158000 ; 688 a_81 dc $148000 ; 656 a_82 dc $178000 ; 752 a_83 dc $168000 ; 720 a_84 dc $118000 ; 560 a_85 dc $108000 ; 528 a_86 dc $138000 ; 624 a_87 dc $128000 ; 592 a_88 dc $1d8000 ; 944 a_89 dc $1c8000 ; 912 a_8a dc $1f8000 ; 1008 a_8b dc $1e8000 ; 976 a_8c dc $198000 ; 816 a_8d dc $188000 ; 784 a_8e dc $1b8000 ; 880 a_8f dc $1a8000 ; 848 a_90 dc $0ac000 ; 344 a_91 dc $0a4000 ; 328 a_92 dc $0bc000 ; 376 a_93 dc $0b4000 ; 360 a_94 dc $08c000 ; 280 a_95 dc $084000 ; 264 a_96 dc $09c000 ; 312 a_97 dc $094000 ; 296 a_98 dc $0ec000 ; 472 a_99 dc $0e4000 ; 456 a_9a dc $0fc000 ; 504 a_9b dc $0f4000 ; 488 a_9c dc $0cc000 ; 408 a_9d dc $0c4000 ; 392 a_9e dc $0dc000 ; 440 a_9f dc $0d4000 ; 424 a_a0 dc $560000 ; 2752 a_a1 dc $520000 ; 2624 a_a2 dc $5e0000 ; 3008 a_a3 dc $5a0000 ; 2880 a_a4 dc $460000 ; 2240 a_a5 dc $420000 ; 2112 a_a6 dc $4e0000 ; 2496 a_a7 dc $4a0000 ; 2368 a_a8 dc $760000 ; 3776 a_a9 dc $720000 ; 3648 a_aa dc $7e0000 ; 4032 a_ab dc $7a0000 ; 3904 a_ac dc $660000 ; 3264 a_ad dc $620000 ; 3136 a_ae dc $6e0000 ; 3520 a_af dc $6a0000 ; 3392 a_b0 dc $2b0000 ; 1376 a_b1 dc $290000 ; 1312 a_b2 dc $2f0000 ; 1504 a_b3 dc $2d0000 ; 1440 a_b4 dc $230000 ; 1120 a_b5 dc $210000 ; 1056 a_b6 dc $270000 ; 1248 a_b7 dc $250000 ; 1184 a_b8 dc $3b0000 ; 1888 a_b9 dc $390000 ; 1824 a_ba dc $3f0000 ; 2016 a_bb dc $3d0000 ; 1952 a_bc dc $330000 ; 1632 a_bd dc $310000 ; 1568 a_be dc $370000 ; 1760 a_bf dc $350000 ; 1696 a_c0 dc $015800 ; 43 a_c1 dc $014800 ; 41 a_c2 dc $017800 ; 47 a_c3 dc $016800 ; 45 a_c4 dc $011800 ; 35 a_c5 dc $010800 ; 33 a_c6 dc $013800 ; 39 a_c7 dc $012800 ; 37 a_c8 dc $01d800 ; 59 a_c9 dc $01c800 ; 57 a_ca dc $01f800 ; 63 a_cb dc $01e800 ; 61 a_cc dc $019800 ; 51 a_cd dc $018800 ; 49 a_ce dc $01b800 ; 55 a_cf dc $01a800 ; 53 a_d0 dc $005800 ; 11 a_d1 dc $004800 ; 9
a-4 DSP56001A/d, rev. 1 motorola rom table listings mu-law / a-law expansion tables a_d2 dc $007800 ; 15 a_d3 dc $006800 ; 13 a_d4 dc $001800 ; 3 a_d5 dc $000800 ; 1 a_d6 dc $003800 ; 7 a_d7 dc $002800 ; 5 a_d8 dc $00d800 ; 27 a_d9 dc $00c800 ; 25 a_da dc $00f800 ; 31 a_db dc $00e800 ; 29 a_dc dc $009800 ; 19 a_dd dc $008800 ; 17 a_de dc $00b800 ; 23 a_df dc $00a800 ; 21 a_e0 dc $056000 ; 172 a_e1 dc $052000 ; 164 a_e2 dc $05e000 ; 188 a_e3 dc $05a000 ; 180 a_e4 dc $046000 ; 140 a_e5 dc $042000 ; 132 a_e6 dc $04e000 ; 156 a_e7 dc $04a000 ; 148 a_e8 dc $076000 ; 236 a_e9 dc $072000 ; 228 a_ea dc $07e000 ; 252 a_eb dc $07a000 ; 244 a_ec dc $066000 ; 204 a_ed dc $062000 ; 196 a_ee dc $06e000 ; 220 a_ef dc $06a000 ; 212 a_f0 dc $02b000 ; 86 a_f1 dc $029000 ; 82 a_f2 dc $02f000 ; 94 a_f3 dc $02d000 ; 90 a_f4 dc $023000 ; 70 a_f5 dc $021000 ; 66 a_f6 dc $027000 ; 78 a_f7 dc $025000 ; 74 a_f8 dc $03b000 ; 118 a_f9 dc $039000 ; 114 a_fa dc $03f000 ; 126 a_fb dc $03d000 ; 122 a_fc dc $033000 ; 102 a_fd dc $031000 ; 98 a_fe dc $037000 ; 110 a_ff dc $035000 ; 106
motorola DSP56001A/d, rev. 1 a-5 rom table listings sine wave table sine wave table this sine wave table is normally used by fft routines that use bit-reversed address pointers. this table can be used as it is for up to 512 point ffts; however, for larger ffts, the table must be copied to a different memory location to allow the reverse-carry addressing mode to be used (see reverse-carry modifier (mn = $0000) in the dsp56001 users manual for additional information) . table a-2 sine wave table org y:$100 ; s_00 dc $000000 ; +0.0000000000 s_01 dc $03242b ; +0.0245412998 s_02 dc $0647d9 ; +0.0490676016 s_03 dc $096a90 ; +0.0735644996 s_04 dc $0c8bd3 ; +0.0980170965 s_05 dc $0fab27 ; +0.1224106997 s_06 dc $12c810 ; +0.1467303932 s_07 dc $15e214 ; +0.1709619015 s_08 dc $18f8b8 ; +0.1950902939 s_09 dc $1c0b82 ; +0.2191012055 s_0a dc $1f19f9 ; +0.2429800928 s_0b dc $2223a5 ; +0.2667128146 s_0c dc $25280c ; +0.2902846038 s_0d dc $2826b9 ; +0.3136816919 s_0e dc $2b1f35 ; +0.3368898928 s_0f dc $2e110a ; +0.3598949909 s_10 dc $30fbc5 ; +0.3826833963 s_11 dc $33def3 ; +0.4052414000 s_12 dc $36ba20 ; +0.4275551140 s_13 dc $398cdd ; +0.4496113062 s_14 dc $3c56ba ; +0.4713967144 s_15 dc $3f174a ; +0.4928981960 s_16 dc $41ce1e ; +0.5141026974 s_17 dc $447acd ; +0.5349975824 s_18 dc $471ced ; +0.5555701852 s_19 dc $49b415 ; +0.5758082271 s_1a dc $4c3fe0 ; +0.5956993103 s_1b dc $4ebfe9 ; +0.6152315736 s_1c dc $5133cd ; +0.6343932748 s_1d dc $539b2b ; +0.6531729102 s_1e dc $55f5a5 ; +0.6715589762 s_1f dc $5842dd ; +0.6895405054 s_20 dc $5a827a ; +0.7071068287 s_21 dc $5cb421 ; +0.7242470980 s_22 dc $5ed77d ; +0.7409511805 s_23 dc $60ec38 ; +0.7572088242 s_24 dc $62f202 ; +0.7730104923 s_25 dc $64e889 ; +0.7883464098 s_26 dc $66cf81 ; +0.8032075167 s_27 dc $68a69f ; +0.8175848722 s_28 dc $6a6d99 ; +0.8314697146 s_29 dc $6c2429 ; +0.8448535204 s_2a dc $6dca0d ; +0.8577286005 s_2b dc $6f5f03 ; +0.8700870275 s_2c dc $70e2cc ; +0.8819212914 s_2d dc $72552d ; +0.8932244182 s_2e dc $73b5ec ; +0.9039893150 s_2f dc $7504d3 ; +0.9142097235 s_30 dc $7641af ; +0.9238795042 s_31 dc $776c4f ; +0.9329928160 s_32 dc $788484 ; +0.9415441155 s_33 dc $798a24 ; +0.9495282173 s_34 dc $7a7d05 ; +0.9569402933 s_35 dc $7b5d04 ; +0.9637761116
a-6 DSP56001A/d, rev. 1 motorola rom table listings sine wave table s_36 dc $7c29fc ; +0.9700313210 s_37 dc $7ce3cf ; +0.9757022262 s_38 dc $7d8a5f ; +0.9807853103 s_39 dc $7e1d94 ; +0.9852777123 s_3a dc $7e9d56 ; +0.9891765118 s_3b dc $7f0992 ; +0.9924796224 s_3c dc $7f6237 ; +0.9951847792 s_3d dc $7fa737 ; +0.9972904921 s_3e dc $7fd888 ; +0.9987955093 s_3f dc $7ff622 ; +0.9996988773 s_40 dc $7fffff ; +0.9999998808 s_41 dc $7ff622 ; +0.9996988773 s_42 dc $7fd888 ; +0.9987955093 s_43 dc $7fa737 ; +0.9972904921 s_44 dc $7f6237 ; +0.9951847792 s_45 dc $7f0992 ; +0.9924796224 s_46 dc $7e9d56 ; +0.9891765118 s_47 dc $7e1d94 ; +0.9852777123 s_48 dc $7d8a5f ; +0.9807853103 s_49 dc $7ce3cf ; +0.9757022262 s_4a dc $7c29fc ; +0.9700313210 s_4b dc $7b5d04 ; +0.9637761116 s_4c dc $7a7d05 ; +0.9569402933 s_4d dc $798a24 ; +0.9495282173 s_4e dc $788484 ; +0.9415441155 s_4f dc $776c4f ; +0.9329928160 s_50 dc $7641af ; +0.9238795042 s_51 dc $7504d3 ; +0.9142097235 s_52 dc $73b5ec ; +0.9039893150 s_53 dc $72552d ; +0.8932244182 s_54 dc $70e2cc ; +0.8819212914 s_55 dc $6f5f03 ; +0.8700870275 s_56 dc $6dca0d ; +0.8577286005 s_57 dc $6c2429 ; +0.8448535204 s_58 dc $6a6d99 ; +0.8314697146 s_59 dc $68a69f ; +0.8175848722 s_5a dc $66cf81 ; +0.8032075167 s_5b dc $64e889 ; +0.7883464098 s_5c dc $62f202 ; +0.7730104923 s_5d dc $60ec38 ; +0.7572088242 s_5e dc $5ed77d ; +0.7409511805 s_5f dc $5cb421 ; +0.7242470980 s_60 dc $5a827a ; +0.7071068287 s_61 dc $5842dd ; +0.6895405054 s_62 dc $55f5a5 ; +0.6715589762 s_63 dc $539b2b ; +0.6531729102 s_64 dc $5133cd ; +0.6343932748 s_65 dc $4ebfe9 ; +0.6152315736 s_66 dc $4c3fe0 ; +0.5956993103 s_67 dc $49b415 ; +0.5758082271 s_68 dc $471ced ; +0.5555701852 s_69 dc $447acd ; +0.5349975824 s_6a dc $41ce1e ; +0.5141026974 s_6b dc $3f174a ; +0.4928981960 s_6c dc $3c56ba ; +0.4713967144 s_6d dc $398cdd ; +0.4496113062 s_6e dc $36ba20 ; +0.4275551140 s_6f dc $33def3 ; +0.4052414000 s_70 dc $30fbc5 ; +0.3826833963 s_71 dc $2e110a ; +0.3598949909 s_72 dc $2b1f35 ; +0.3368898928 s_73 dc $2826b9 ; +0.3136816919 s_74 dc $25280c ; +0.2902846038 s_75 dc $2223a5 ; +0.2667128146 s_76 dc $1f19f9 ; +0.2429800928 s_77 dc $1c0b82 ; +0.2191012055 s_78 dc $18f8b8 ; +0.1950902939 s_79 dc $15e214 ; +0.1709619015 s_7a dc $12c810 ; +0.1467303932 s_7b dc $0fab27 ; +0.1224106997 s_7c dc $0c8bd3 ; +0.0980170965 s_7d dc $096a90 ; +0.0735644996 s_7e dc $0647d9 ; +0.0490676016 s_7f dc $03242b ; +0.0245412998 s_80 dc $000000 ; +0.0000000000 s_81 dc $fcdbd5 ; -0.0245412998 s_82 dc $f9b827 ; -0.0490676016 s_83 dc $f69570 ; -0.0735644996 s_84 dc $f3742d ; -0.0980170965 s_85 dc $f054d9 ; -0.1224106997 s_86 dc $ed37f0 ; -0.1467303932 s_87 dc $ea1dec ; -0.1709619015
motorola DSP56001A/d, rev. 1 a-7 rom table listings sine wave table s_88 dc $e70748 ; -0.1950902939 s_89 dc $e3f47e ; -0.2191012055 s_8a dc $e0e607 ; -0.2429800928 s_8b dc $dddc5b ; -0.2667128146 s_8c dc $dad7f4 ; -0.2902846038 s_8d dc $d7d947 ; -0.3136816919 s_8e dc $d4e0cb ; -0.3368898928 s_8f dc $d1eef6 ; -0.3598949909 s_90 dc $cf043b ; -0.3826833963 s_91 dc $cc210d ; -0.4052414000 s_92 dc $c945e0 ; -0.4275551140 s_93 dc $c67323 ; -0.4496113062 s_94 dc $c3a946 ; -0.4713967144 s_95 dc $c0e8b6 ; -0.4928981960 s_96 dc $be31e2 ; -0.5141026974 s_97 dc $bb8533 ; -0.5349975824 s_98 dc $b8e313 ; -0.5555701852 s_99 dc $b64beb ; -0.5758082271 s_9a dc $b3c020 ; -0.5956993103 s_9b dc $b14017 ; -0.6152315736 s_9c dc $aecc33 ; -0.6343932748 s_9d dc $ac64d5 ; -0.6531729102 s_9e dc $aa0a5b ; -0.6715589762 s_9f dc $a7bd23 ; -0.6895405054 s_a0 dc $a57d86 ; -0.7071068287 s_a1 dc $a34bdf ; -0.7242470980 s_a2 dc $a12883 ; -0.7409511805 s_a3 dc $9f13c8 ; -0.7572088242 s_a4 dc $9d0dfe ; -0.7730104923 s_a5 dc $9b1777 ; -0.7883464098 s_a6 dc $99307f ; -0.8032075167 s_a7 dc $975961 ; -0.8175848722 s_a8 dc $959267 ; -0.8314697146 s_a9 dc $93dbd7 ; -0.8448535204 s_aa dc $9235f3 ; -0.8577286005 s_ab dc $90a0fd ; -0.8700870275 s_ac dc $8f1d34 ; -0.8819212914 s_ad dc $8daad3 ; -0.8932244182 s_ae dc $8c4a14 ; -0.9039893150 s_af dc $8afb2d ; -0.9142097235 s_b0 dc $89be51 ; -0.9238795042 s_b1 dc $8893b1 ; -0.9329928160 s_b2 dc $877b7c ; -0.9415441155 s_b3 dc $8675dc ; -0.9495282173 s_b4 dc $8582fb ; -0.9569402933 s_b5 dc $84a2fc ; -0.9637761116 s_b6 dc $83d604 ; -0.9700313210 s_b7 dc $831c31 ; -0.9757022262 s_b8 dc $8275a1 ; -0.9807853103 s_b9 dc $81e26c ; -0.9852777123 s_ba dc $8162aa ; -0.9891765118 s_bb dc $80f66e ; -0.9924796224 s_bc dc $809dc9 ; -0.9951847792 s_bd dc $8058c9 ; -0.9972904921 s_be dc $802778 ; -0.9987955093 s_bf dc $8009de ; -0.9996988773 s_c0 dc $800000 ; -1.0000000000 s_c1 dc $8009de ; -0.9996988773 s_c2 dc $802778 ; -0.9987955093 s_c3 dc $8058c9 ; -0.9972904921 s_c4 dc $809dc9 ; -0.9951847792 s_c5 dc $80f66e ; -0.9924796224 s_c6 dc $8162aa ; -0.9891765118 s_c7 dc $81e26c ; -0.9852777123 s_c8 dc $8275a1 ; -0.9807853103 s_c9 dc $831c31 ; -0.9757022262 s_ca dc $83d604 ; -0.9700313210 s_cb dc $84a2fc ; -0.9637761116 s_cc dc $8582fb ; -0.9569402933 s_cd dc $8675dc ; -0.9495282173 s_ce dc $877b7c ; -0.9415441155 s_cf dc $8893b1 ; -0.9329928160 s_d0 dc $89be51 ; -0.9238795042 s_d1 dc $8afb2d ; -0.9142097235 s_d2 dc $8c4a14 ; -0.9039893150 s_d3 dc $8daad3 ; -0.8932244182 s_d4 dc $8f1d34 ; -0.8819212914 s_d5 dc $90a0fd ; -0.8700870275 s_d6 dc $9235f3 ; -0.8577286005 s_d7 dc $93dbd7 ; -0.8448535204 s_d8 dc $959267 ; -0.8314697146 s_d9 dc $975961 ; -0.8175848722
a-8 DSP56001A/d, rev. 1 motorola rom table listings sine wave table s_da dc $99307f ; -0.8032075167 s_db dc $9b1777 ; -0.7883464098 s_dc dc $9d0dfe ; -0.7730104923 s_dd dc $9f13c8 ; -0.7572088242 s_de dc $a12883 ; -0.7409511805 s_df dc $a34bdf ; -0.7242470980 s_e0 dc $a57d86 ; -0.7071068287 s_e1 dc $a7bd23 ; -0.6895405054 s_e2 dc $aa0a5b ; -0.6715589762 s_e3 dc $ac64d5 ; -0.6531729102 s_e4 dc $aecc33 ; -0.6343932748 s_e5 dc $b14017 ; -0.6152315736 s_e6 dc $b3c020 ; -0.5956993103 s_e7 dc $b64beb ; -0.5758082271 s_e8 dc $b8e313 ; -0.5555701852 s_e9 dc $bb8533 ; -0.5349975824 s_ea dc $be31e2 ; -0.5141026974 s_eb dc $c0e8b6 ; -0.4928981960 s_ec dc $c3a946 ; -0.4713967144 s_ed dc $c67323 ; -0.4496113062 s_ee dc $c945e0 ; -0.4275551140 s_ef dc $cc210d ; -0.4052414000 s_f0 dc $cf043b ; -0.3826833963 s_f1 dc $d1eef6 ; -0.3598949909 s_f2 dc $d4e0cb ; -0.3368898928 s_f3 dc $d7d947 ; -0.3136816919 s_f4 dc $dad7f4 ; -0.2902846038 s_f5 dc $dddc5b ; -0.2667128146 s_f6 dc $e0e607 ; -0.2429800928 s_f7 dc $e3f47e ; -0.2191012055 s_f8 dc $e70748 ; -0.1950902939 s_f9 dc $ea1dec ; -0.1709619015 s_fa dc $ed37f0 ; -0.1467303932 s_fb dc $f054d9 ; -0.1224106997 s_fc dc $f3742d ; -0.0980170965 s_fd dc $f69570 ; -0.0735644996 s_fe dc $f9b827 ; -0.0490676016 s_ff dc $fcdbd5 ; -0.0245412998
motorola reserves the right to make changes without further notice to any products herein. motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. typical parameters which may be provided in motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including typicals must be validated for each customer application by customers technical experts. motorola does not convey any license under its patent rights nor the rights of others. motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the motorola product could create a situation where personal injury or death may occur. should buyer purchase or use motorola products for any such unintended or unauthorized application, buyer shall indemnify and hold motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that motorola was negligent regarding the design or manufacture of the part. motorola and are registered trademarks of motorola, inc. motorola, inc. is an equal opportunity/ affirmative action employer. how to reach us: usa/europe/locations not listed : motorola literature distribution p.o. box 5405 denver, colorado 80217 303-675-2140 1 (800) 441-2447 mfax? : rmfax0@email.sps.mot.com touchtone (602) 244-6609 us and canada only: 1 (800) 774-1848 asia/pacific : motorola semiconductors h.k. ltd. 8b tai ping industrial park 51 ting kok road tai po, n.t., hong kong 852-26629298 technical resource center: 1 (800) 521-6274 dsp helpline dsphelp@dsp.sps.mot.com japan : nippon motorola ltd. spd, strategic planning office 4-32-1, nishi-gotanda shinagawa-ku, tokyo 141, japan 81-3-5487-8488 internet : http://www.motorola-dsp.com mfax is a trademark of motorola, inc.

▲Up To Search▲

Price & Availability of DSP56001A

	To Download DSP56001A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .